i/sub DDT/ test methodologies for very deep sub-micron CMOS circuits

In this paper, we investigate three i/sub DDT/-based test methodologies, Double Threshold i/sub DDT/, Delta i/sub DDT/, and Delayed i/sub DDT/, and we compare their effectiveness in the detection of defects in very deep sub-micron random logic circuits. The target defects are resistive opens and resistive bridges. We present preliminary simulation results of 49 defects to study the defect sensitivity of each of the three test methods. This paper reports our preliminary results on these three test methods using a relatively small transistor-level sample circuit, and is not intended to imply any feasibility in a production environment. The test methods presented herein are the subject of a current invention disclosure.

[1]  Shyang-Tai Su,et al.  Transient power supply current monitoring—A new test method for CMOS VLSI circuits , 1995, J. Electron. Test..

[2]  Peter Janssen,et al.  Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Shyang-Tai Su,et al.  Transient power supply current testing of digital CMOS circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[4]  Bapiraju Vinnakota,et al.  Statistical threshold formulation for dynamic Idd test , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Bapiraju Vinnakota,et al.  Statistical threshold formulation for dynamic I/sub dd/ test , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  D. Bhovsar.  ITC 99 panels , 1999 .

[7]  James F. Plusquellic,et al.  Characterization of CMOS defects using transient signal analysis , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[8]  James F. Plusquellic,et al.  Defect detection using power supply transient signal analysis , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  Peter Janssen,et al.  Transient current testing of 0.25 /spl mu/m CMOS devices , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[10]  Anthony C. Miller.  I/sub DDQ/ testing in deep submicron integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[11]  Bapiraju Vinnakota,et al.  Monitoring Power Dissipation for Fault Detection , 1996, Proceedings of 14th VLSI Test Symposium.

[12]  Claude Thibeault.  An histogram based procedure for current testing of active defects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Keith Baker.  SIA Roadmaps: Sunset Boulevard for l_DDQ. , 1999 .

[14]  Charles F. Hawkins,et al.  Deep Submicron CMOS Current IC Testing: Is There a Future? , 1999, IEEE Des. Test Comput..