Timing variation aware dynamic digital phase detector for low-latency clock domain crossing

This study presents a digital phase detector-based approach for estimating and synchronising phase variations between clock domains. Instead of waiting for the resolution of metastability (with finite probability of failure), the authors propose a metastability avoidance algorithm, based on a sampling method for asynchronous signals. The results, using 90 nm inovation for high performance microelectronics (IHP) technology, show that the proposed design is about 1.5 times faster and provides a 35% improvement in Energy-Delay Product compared with the state-of-the-art approaches. Moreover, it completely prevents metastability failures.

[1]  N. Sharif,et al.  Quantitative analysis of State-of-the-Art synchronizers: Clock domain crossing perspective , 2011, 2011 7th International Conference on Emerging Technologies.

[2]  Peter Y. K. Cheung,et al.  Globally Asynchronous Locally Synchronous FPGA Architectures , 2003, FPL.

[3]  Simon W. Moore,et al.  Demystifying Data-Driven and Pausible Clocking Schemes , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[4]  João Paulo Teixeira,et al.  Robust solution for synchronous communication among multi clock domains , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[6]  Ran Ginosar,et al.  Data synchronization issues in GALS SoCs , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[7]  Ran Ginosar,et al.  Two-phase synchronization with sub-cycle latency , 2009, Integr..

[8]  Christer Svensson,et al.  Self-tested self-synchronization circuit for mesochronous clocking , 2001 .

[9]  Jean-Michel Chabloz,et al.  Low-Latency and Low-Overhead Mesochronous and Plesiochronous Synchronizers , 2011, 2011 14th Euromicro Conference on Digital System Design.

[10]  Ran Ginosar,et al.  Fast Universal Synchronizers , 2009, PATMOS.

[11]  Alexandre Yakovlev,et al.  A synchronizer design based on wagging , 2010, 2010 International Conference on Microelectronics.

[12]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[13]  Yvon Savaria,et al.  An all-digital skew-adaptive clock scheduling algorithm for heterogeneous multiprocessor systems on chips (MPSoCs) , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[14]  Xi Chen,et al.  Adaptive clock distribution for 3D integrated circuits , 2011, 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems.

[15]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[16]  Y. Savaria,et al.  Metastability tolerant mesochronous synchronization , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[17]  William J. Dally,et al.  The Even/Odd Synchronizer: A Fast, All-Digital, Periodic Synchronizer , 2010, 2010 IEEE Symposium on Asynchronous Circuits and Systems.