Fault Tolerant Structure for SRAM-Based FPGA via Partial Dynamic Reconfiguration

In this paper, activities which aim at developing a methodology of fault tolerant systems design into SRAM based FPGA platforms with different types of diagnostic approaches are presented. Basic principles of partial dynamic reconfiguration are described together with their impact on the fault tolerance of the digital design in FPGA. A generic controller for driving dynamic reconfiguration process of faulty unit is demonstrated and analyzed. Parameters of the generic partial reconfiguration controller are experimentally verified. The developed controller is compared with other approaches based on micro controllers inside FPGA. A structure which can be used in fault tolerant system design into SRAM-based FPGA using partial reconfiguration controller is then described. The presented structure is proven fully functional on the ML506 development board for different types of RTL components.

[1]  Zdenek Kotásek,et al.  Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[2]  Marco D. Santambrogio,et al.  SEU mitigation for sram-based fpgas through dynamic partial reconfiguration , 2007, GLSVLSI '07.

[3]  Jean-Baptiste Note,et al.  From the bitstream to the netlist , 2008, FPGA '08.

[4]  Tapan J. Chakraborty,et al.  A TMR Scheme for SEU Mitigation in Scan Flip-Flops , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[5]  Jürgen Teich,et al.  Platform-independent methodology for partial reconfiguration , 2004, CF '04.

[6]  Luca Sterpone,et al.  On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications , 2008, 2008 Design, Automation and Test in Europe.

[7]  Zdenek Kotásek,et al.  Digital Systems Architectures Based on On-line Checkers , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[8]  Ravishankar K. Iyer,et al.  An experimental study of soft errors in microprocessors , 2005, IEEE Micro.

[9]  Zdenek Kotásek,et al.  High Availability Fault Tolerant Architectures Implemented into FPGAs , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[10]  Marco D. Santambrogio,et al.  TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[11]  Luigi Carro,et al.  Designing and testing fault-tolerant techniques for SRAM-based FPGAs , 2004, CF '04.

[12]  John M. Emmert,et al.  A survey of fault tolerant methodologies for FPGAs , 2006, TODE.

[13]  Sandi Habinc,et al.  Dynamic Partial Reconfiguration in Space Applications , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[14]  John W. Lockwood,et al.  Reprogrammable network packet processing on the field programmable port extender (FPX) , 2001, FPGA '01.

[15]  Edward J. McCluskey,et al.  On-line testing and recovery in TMR systems for real-time applications , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).