Hybrid, Incremental Assertion-Based Verification for TLM Design Flows

Transaction-level modeling is an emerging design practice for overcoming increasing design complexity. This article proposes a methodology for verifying the correctness of RTL refinement from transaction-level modeling. The authors demonstrate the effectiveness of this methodology, guided by an assertion coverage metric on the modules of an industry design.

[1]  Daniel Geist,et al.  Combining system level modeling with assertion based verification , 2005, Sixth international symposium on quality electronic design (isqed'05).

[2]  C. A. R. HOARE,et al.  An axiomatic basis for computer programming , 1969, CACM.

[3]  Imed Moussa,et al.  An integrated design and verification methodology for reconfigurable multimedia systems , 2005, Design, Automation and Test in Europe.

[4]  Daniel Gajski,et al.  Design and implementation of transducer for ARM-TMS communication , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[5]  Sofiène Tahar,et al.  Towards an efficient assertion based verification of SystemC designs , 2004, Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940).

[6]  Franco Fummi,et al.  Properties Incompleteness Evaluation by Functional Verification , 2007, IEEE Transactions on Computers.

[7]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[8]  D. Gajski,et al.  Transaction Level Modeling in System Level Design , 2003 .

[9]  Fabio Somenzi,et al.  Dos and don'ts of CTL state coverage estimation , 2003, DAC '03.

[10]  Franco Fummi,et al.  On the Evaluation of Transactor-based Verification for Reusing TLM Assertions and Testbenches at RTL , 2006, Proceedings of the Design Automation & Test in Europe Conference.