Hybrid CMOS/BEOL-NEMS technology for ultra-low-power IC applications

Three-dimensional (3-D) nano-electro-mechanical (NEM) switches (relays) are proposed to reduce the die area and power consumption of digital logic and memory circuits.

[1]  T. Liu,et al.  Four-Terminal Relay Design for Improved Body Effect , 2010, IEEE Electron Device Letters.

[2]  H.-S. Philip Wong,et al.  Combinational Logic Design Using Six-Terminal NEM Relays , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[4]  K. Saraswat,et al.  Air-gap formation during IMD deposition to lower interconnect capacitance , 1998, IEEE Electron Device Letters.

[5]  Tsu-Jae King Liu,et al.  Design, Optimization, and Scaling of MEM Relays for Ultra-Low-Power Digital Logic , 2011, IEEE Transactions on Electron Devices.