Run-Time Reconfiguration for HyperTransport coupled FPGAs using ACCFS

In this paper we present a solution where only one FPGA is needed in a host coupled system, in which the FPGA can be reconfigured by a user application during run-time without loosing the host link connection. A hardware infrastructure on the FPGA and the software framework ACCFS (ACCelerator File System) on the host system is provided to the user which allow easy handling of reconfiguration and communication between the host and the FPGA. Such a system can be used for offloading compute kernels on the FPGA in high performance computing or exchanging functionality in highly available systems during run-time without loosing the host link during reconfiguration. The implementation was done for a HyperTransport coupled FPGA. The design of a HyperTransport cave was extended in such a way that it provides an infrastructure for run-time reconfigurable (RTR) modules.

[1]  Ulrich Brüning,et al.  A versatile, low latency HyperTransport core , 2007, FPGA '07.

[2]  Takuji Nishimura,et al.  Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator , 1998, TOMC.

[3]  Cameron D. Patterson,et al.  An efficient run-time router for connecting modules in FPGAS , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[4]  Robert W. Brodersen,et al.  File system access from reconfigurable FPGA hardware processes in BORPH , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[5]  Jürgen Becker,et al.  Communication Architectures for Dynamically Reconfigurable FPGA Designs , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[6]  Wayne Luk,et al.  Reconfigurable acceleration for Monte Carlo based financial simulation , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[7]  Wolfgang Rehm,et al.  Generalizing the SPUFS concept – a case study towards a common accelerator interface , 2008 .

[8]  Tom VanCourt,et al.  FPGA acceleration of quasi-Monte Carlo in finance , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[9]  Mario Porrmann,et al.  Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs , 2007, ERSA.

[10]  Marco Platzner,et al.  ReconOS: An RTOS Supporting Hard-and Software Threads , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[11]  Jürgen Teich,et al.  ReCoBus-Builder — A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[12]  Holger Fröning,et al.  A Hypertransport based low-latency reconfigurable testbed for message-passing developments , 2007 .