A Deep Convolutional Neural Network-Based Multi-Class Image Classification for Automatic Wafer Map Failure Recognition in Semiconductor Manufacturing

Wafer maps provide engineers with important information about the root causes of failures during the semiconductor manufacturing process. Through the efficient recognition of the wafer map failure pattern type, the semiconductor manufacturing process and its product performance can be improved, as well as reducing the product cost. Therefore, this paper proposes an accurate model for the automatic recognition of wafer map failure types using a deep learning-based convolutional neural network (DCNN). For this experiment, we use WM811K, which is an open-source real-time wafer map dataset containing wafer map images of nine failure classes. Our research contents can be briefly summarized as follows. First, we use random sampling to extract 500 images from each class of the original image dataset. Then we propose a deep convolutional neural network model to generate a multi-class classification model. Lastly, we evaluate the performance of the proposed prediction model and compare it with three other popular machine learning-based models—logistic regression, random forest, and gradient boosted decision trees—and several well-known deep learning models—VGGNet, ResNet, and EfficientNet. Consequently, the comprehensive analysis showed that the performance of the proposed DCNN model outperformed those of other popular machine learning and deep learning-based prediction models.

[1]  J. Friedman Greedy function approximation: A gradient boosting machine. , 2001 .

[2]  Chang Ouk Kim,et al.  Convolutional Neural Network for Wafer Surface Defect Classification and the Detection of Unknown Defect Class , 2019, IEEE Transactions on Semiconductor Manufacturing.

[3]  Xiaoyi Chen,et al.  1D convolutional neural network for the discrimination of aristolochic acids and their analogues based on near-infrared spectroscopy , 2019, Analytical Methods.

[4]  Seong Gon Choi,et al.  Unsupervised Pre-Training of Imbalanced Data for Identification of Wafer Map Defect Patterns , 2021, IEEE Access.

[5]  Sung-Hee Kim,et al.  Multi-step ART1 algorithm for recognition of defect patterns on semiconductor wafers , 2012 .

[6]  Xin Song,et al.  The Application and Use of an Automated Spatial Pattern Recognition (SPR) System in the Identification and Solving of Yield Issues in Semiconductor Manufacturing , 2007, 2007 IEEE/SEMI Advanced Semiconductor Manufacturing Conference.

[7]  Tommy W. S. Chow,et al.  A weight initialization method for improving training speed in feedforward neural network , 2000, Neurocomputing.

[8]  Anidhya Athaiya,et al.  ACTIVATION FUNCTIONS IN NEURAL NETWORKS , 2020, International Journal of Engineering Applied Sciences and Technology.

[9]  Jimmy Ba,et al.  Adam: A Method for Stochastic Optimization , 2014, ICLR.

[10]  Takeshi Nakazawa,et al.  Wafer Map Defect Pattern Classification and Image Retrieval Using Convolutional Neural Network , 2018, IEEE Transactions on Semiconductor Manufacturing.

[11]  Jian Sun,et al.  Deep Residual Learning for Image Recognition , 2015, 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[12]  Suk Joo Bae,et al.  Detection of Spatial Defect Patterns Generated in Semiconductor Fabrication Processes , 2011, IEEE Transactions on Semiconductor Manufacturing.

[13]  Nitish Srivastava,et al.  Dropout: a simple way to prevent neural networks from overfitting , 2014, J. Mach. Learn. Res..

[14]  Jin Wang,et al.  Fault Detection Using the k-Nearest Neighbor Rule for Semiconductor Manufacturing Processes , 2007, IEEE Transactions on Semiconductor Manufacturing.

[15]  Zenghui Wang,et al.  Deep Convolutional Neural Networks for Image Classification: A Comprehensive Review , 2017, Neural Computation.

[16]  H. White,et al.  Logistic regression in the medical literature: standards for use and reporting, with particular attention to one medical domain. , 2001, Journal of clinical epidemiology.

[17]  Ming-Ju Wu,et al.  Wafer Map Failure Pattern Recognition and Similarity Ranking for Large-Scale Data Sets , 2015, IEEE Transactions on Semiconductor Manufacturing.

[18]  Lee-Ing Tong,et al.  Wafer defect pattern recognition by multi-class support vector machines by using a novel defect cluster index , 2009, Expert Syst. Appl..

[19]  Sungzoon Cho,et al.  Using Wafer Map Features to Better Predict Die-Level Failures in Final Test , 2015, IEEE Transactions on Semiconductor Manufacturing.

[20]  Jian Sun,et al.  Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification , 2015, 2015 IEEE International Conference on Computer Vision (ICCV).

[21]  Gaël Varoquaux,et al.  Scikit-learn: Machine Learning in Python , 2011, J. Mach. Learn. Res..

[22]  David Z. Pan,et al.  Wafer Map Defect Patterns Classification using Deep Selective Learning , 2020, 2020 57th ACM/IEEE Design Automation Conference (DAC).

[23]  Andrew Zisserman,et al.  Very Deep Convolutional Networks for Large-Scale Image Recognition , 2014, ICLR.

[24]  Leo Breiman,et al.  Random Forests , 2001, Machine Learning.

[25]  Muhammad Saqlain,et al.  A Deep Convolutional Neural Network for Wafer Defect Identification on an Imbalanced Dataset in Semiconductor Manufacturing Processes , 2020, IEEE Transactions on Semiconductor Manufacturing.

[26]  Dimitrios Tzovaras,et al.  Fault Diagnosis in Microelectronics Attachment Via Deep Learning Analysis of 3-D Laser Scans , 2020, IEEE Transactions on Industrial Electronics.

[27]  Hyoungjoo Lee,et al.  Machine learning-based novelty detection for faulty wafer detection in semiconductor manufacturing , 2012, Expert Syst. Appl..

[28]  M. G. Madden,et al.  Graph convolutional networks: analysis, improvements and results , 2019, Applied Intelligence.

[29]  Jin Wang,et al.  Principal component based k-nearest-neighbor rule for semiconductor process fault detection , 2008, 2008 American Control Conference.

[30]  Zewen Li,et al.  A Survey of Convolutional Neural Networks: Analysis, Applications, and Prospects , 2020, IEEE Transactions on Neural Networks and Learning Systems.

[31]  Chen-Fu Chien,et al.  Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing , 2007, International Journal of Production Economics.

[32]  Muhammad Saqlain,et al.  A Voting Ensemble Classifier for Wafer Map Defect Patterns Identification in Semiconductor Manufacturing , 2019, IEEE Transactions on Semiconductor Manufacturing.

[33]  Lawrence D. Jackel,et al.  Backpropagation Applied to Handwritten Zip Code Recognition , 1989, Neural Computation.

[34]  Nan Chen,et al.  Defect pattern recognition on wafers using convolutional neural networks , 2020, Qual. Reliab. Eng. Int..

[35]  Cheng Hao Jin,et al.  Decision Tree Ensemble-Based Wafer Map Failure Pattern Recognition Based on Radon Transform-Based Features , 2018, IEEE Transactions on Semiconductor Manufacturing.

[36]  Takeshi Nakazawa,et al.  Anomaly Detection and Segmentation for Wafer Defect Patterns Using Deep Convolutional Encoder–Decoder Neural Network Architectures in Semiconductor Manufacturing , 2019, IEEE Transactions on Semiconductor Manufacturing.

[37]  Pilsung Kang,et al.  Bin2Vec: A better wafer bin map coloring scheme for comprehensible visualization and effective bad wafer classification , 2019 .

[38]  Anton Konev,et al.  A Fuzzy Classifier with Feature Selection Based on the Gravitational Search Algorithm , 2018, Symmetry.

[39]  Cheng Hao Jin,et al.  A Novel DBSCAN-Based Defect Pattern Detection and Classification Framework for Wafer Bin Map , 2019, IEEE Transactions on Semiconductor Manufacturing.

[40]  Kawin Setsompop,et al.  Fast image reconstruction with L2‐regularization , 2013, Journal of magnetic resonance imaging : JMRI.

[41]  Salvatore Calcagno,et al.  Fuzzy similarity measures for detection and classification of defects in CFRP , 2013, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.

[42]  Martín Abadi,et al.  TensorFlow: Large-Scale Machine Learning on Heterogeneous Distributed Systems , 2016, ArXiv.

[43]  Zahari Taha,et al.  Evaluation of the machine learning classifier in wafer defects classification , 2021, ICT Express.

[44]  Dimitrios Tzovaras,et al.  A Deep Learning framework for simulation and defect prediction applied in microelectronics , 2020, Simul. Model. Pract. Theory.