A Low-power and High-performance Radix-4 Multiplier Design Using a Modified Pass-transistor Logic Technique
暂无分享,去创建一个
[1] Ricardo Chaves,et al. Corrections to "A Universal Architecture for Designing Efficient Modulo 2n+1 Multipliers" , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..
[2] Vojin G. Oklobdzija,et al. General method in synthesis of pass-transistor circuits , 2000 .
[3] Sying-Jyan Wang,et al. Low power parallel multiplier with column bypassing , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[4] P. Ivey,et al. Contemporary Techniques for Lower Power Circuit Design PREST Deliverable D 2 . 1 , 1998 .
[5] Oscal T.-C. Chen,et al. Minimization of switching activities of partial products for designing low-power multipliers , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[6] ChangChip-Hong,et al. A review of 0.18-µm full adder performances for tree structured arithmetic circuits , 2005 .
[7] V.G. Oklobdzija,et al. General method in synthesis of pass-transistor circuits , 2000, 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No.00TH8400).
[8] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .
[9] Sying-Jyan Wang,et al. Low-power parallel multiplier with column bypassing , 2005 .
[10] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .
[11] Massimo Alioto,et al. Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[12] Z. Abid,et al. New parallel multipliers based on low power adders , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..
[13] José C. Monteiro,et al. A new architecture for signed radix-2/sup m/ pure array multipliers , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[14] Chip-Hong Chang,et al. A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .
[15] Byung-Gook,et al. Application of Dynamic Pass-Transistor Logic to an 8-Bit Multiplier , 2000 .