An architecture for a reconfigurable charge summation based ADC

Presented in this paper is a low power, area efficient reconfigurable analog-to-digital (ADC) converter, utilising a charge-summation technique with a switched-capacitor implementation. Using a non-inverting switched-capacitor integrator a staircase ramp is produced using switching capacitors and a fixed reference voltage, as opposed to a linear ramp. The advantage of the charge summation technique is the reduction in power usage as the charging time of the capacitors is small so for most of the sample period the circuit is quiescent. The paper presents the use of this architecture as a reconfigurable ADC for use in a reconfigurable radio.

[1]  M. Y. Hong.  The reduction of sampling noise in switched-capacitor circuits through spatial oversampling , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  Chih-Kong Ken Yang,et al.  A 14-bit, 10-Msamples/s D/A converter using multibit /spl Sigma//spl Delta/ modulation , 1999 .

[3]  T. Miki,et al.  14-bit 2.2-MS/s sigma-delta ADC's , 2000, IEEE Journal of Solid-State Circuits.

[4]  H. Kobayashi,et al.  Explicit formula for channel mismatch effects in time-interleaved ADC systems , 2000, Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference [Cat. No. 00CH37066].

[5]  M.J.M. Pelgrom,et al.  An algorithmic 15-bit CMOS digital-to-analog converter , 1988 .

[6]  Jean-François Naviner,et al.  Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[7]  Jugdutt Singh,et al.  A 12-bit high performance low cost pipeline ADC , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[8]  D. Miyazaki,et al.  A 75mW 10bit 120MSample/s parallel pipeline ADC , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[9]  Gabor C. Temes,et al.  Low-phase-error offset-compensated switched-capacitor integrator , 1990 .

[10]  G. C. Temes,et al.  Finite amplifier gain and bandwidth effects in switched-capacitor filters , 1980 .