On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding
暂无分享,去创建一个
[1] Jian Xu,et al. Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.
[2] Yuan Xie,et al. System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs) , 2009, 2009 Asia and South Pacific Design Automation Conference.
[3] Ulrich Ramacher,et al. 3D chip stack technology using through-chip interconnects , 2005, IEEE Design & Test of Computers.
[4] Y. Liu,et al. Fabrication and testing of through-silicon vias used in three-dimensional integration , 2008 .
[5] Luca Benini,et al. A low-overhead fault tolerance scheme for TSV-based 3D network on chip links , 2008, ICCAD 2008.
[6] M. Puech,et al. Fabrication of 3D packaging TSV using DRIE , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.
[7] Philip G. Emma,et al. Interconnects in the Third Dimension: Design Challenges for 3D ICs , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[8] C. Sharbono,et al. Factors affecting copper filling process within high aspect ratio deep vias for 3D chip stacking , 2006, 56th Electronic Components and Technology Conference 2006.
[9] Cheng-Wen Wu,et al. SOC Test Architecture and Method for 3-D ICs , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Makoto Motoyoshi,et al. Through-Silicon Via (TSV) , 2009, Proceedings of the IEEE.
[11] M.B. Steer,et al. Design for 3D Integration and Applications , 2007, 2007 International Symposium on Signals, Systems and Electronics.
[12] Mitsumasa Koyanagi,et al. High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.
[13] Robert S. Patti,et al. Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.
[14] Ding-Ming Kwai,et al. On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification , 2009, 2009 Asian Test Symposium.
[15] Shahid Rauf,et al. Inter-Strata Connection Characteristics and Signal Transmission in Three-Dimensional (3D) Integration Technology , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).
[16] Campardo,et al. 3-D Integration Technologies , 2009 .
[17] W. Lo,et al. Reliability tests for a three dimensional chip stacking structure with through silicon via connections and low cost , 2008, 2008 58th Electronic Components and Technology Conference.