A microprogrammable real-time video signal processor (VSP) LSI

A microprogrammable real-time video signal processor (VSP) LSI has been developed for constructing a parallel video signal processing system. The VSP LSI employs a flexible multistage pipelined architecture and can handle such sophisticated image signal processing as high-speed edge detection and motion compensation. It contains many operational function units such as an arithmetic logic unit and with absolute value calculation capability, a minimum/maximum value detector, a two-port SRAM, RAM address pointer and clocked bus lines. The VSP LSI has been designed using two different kinds of automatic layout programs. The chip, which was fabricated with a 2.5-/spl mu/m CMOS and double-layer metallization technology, has an area of 9.91/spl times/9.50 mm/SUP 2/ and contains about 48000 MOSFETs. It operates at a clock frequency of 14.3 MHz with a single 5-V power supply and typically consumes 240 mW. An experimental system, using a single VSP LSI chip, has been constructed in order to demonstrate various application capabilities, such as interframe difference operations, high-speed edge detection and motion compensation.

[1]  T. Temma,et al.  A VLSI image pipeline processor , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Yukio Endo,et al.  A single-board video signal processor module employing newly developed LSI devices , 1988, IEEE J. Sel. Areas Commun..

[3]  N. Ikumi,et al.  A 20MHz 32b pipelined CMOS image processor , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Takao Nishitani,et al.  A realtime microprogrammable video signal LSI , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  K. Hirasawa,et al.  An image signal processor , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Takao Nishitani,et al.  Video signal processor configuration by multiprocessor approach , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[7]  Ken'ichi Hasegawa,et al.  A micro-programmable realtime image processor , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Kotaro Hirasawa,et al.  A biCMOS image signal processor with line memories , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  T. Sudo,et al.  An LSI adaptive array processor , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Takao Nishitani,et al.  Realtime video signal processor module , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.