Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding

A new implementation approach to cancel crosstalk using modal decomposition on a multiconductor transmission bundle is presented. The proposed approach requires a CODEC only at the transmitter, not at both the transmitter and receiver. This gives potential for more flexibility, lower power, better scaling, and ease of implementation. A circuit is presented along with the simulation results.

[1]  Young-Hyun Jun,et al.  A 5-Gb/s/pin transceiver for DDR memory interface with a crosstalk suppression scheme , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[2]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  F. Broyde.  Clear as a bell [controlling crosstalk in uniform interconnections] , 2004, IEEE Circuits and Devices Magazine.

[4]  R. Mooney,et al.  A Scalable 5-15Gbps, 14-75mW Low Power I/O Transceiver in 65nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[5]  Young-Hyun Jun,et al.  A 5-Gb/s/pin Transceiver for DDR Memory Interface With a Crosstalk Suppression Scheme , 2009, IEEE Journal of Solid-State Circuits.

[6]  James E. Jaussi,et al.  A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  Jae-Yoon Sim,et al.  A Serpentine Guard Trace to Reduce the Far-End Crosstalk Voltage and the Crosstalk Induced Timing Jitter of Parallel Microstrip Lines , 2008, IEEE Transactions on Advanced Packaging.

[8]  Pin-En Su,et al.  A 3×3.8Gb/s four-wire high speed I/O link based on CDMA-like crosstalk cancellation , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[9]  Henning Braunisch,et al.  Multimode transceiver for high-density interconnects: Measurement and validation , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[10]  Goichi Ono,et al.  A 12.3mW 12.5Gb/s complete transceiver in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[11]  Rob A. Rutenbar,et al.  Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Lara Dolecek,et al.  Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[13]  Jae-Yoon Sim,et al.  A 4 Gb/s 3-bit Parallel Transmitter With the Crosstalk-Induced Jitter Compensation Using TX Data Timing Control , 2009, IEEE Journal of Solid-State Circuits.