Leakage Power Reduction of Instruction Cache Based on Tag Prediction and Drowsy Cache

Tag prediction is proposed to reduce the leakage power consumption of instruction cache and the power consumption of branch prediction that represent a sizeable fraction of the total power consumption of embedded processors in this chapter. By extending the architectural control mechanism of the drowsy cache to predict the cache line read in the next access, the tag prediction wakes up the necessary cache line in advance, while the rest of cache line is in the drowsy mode. Empirical results show that the tag prediction reduces the 77 % power consumption compared to the policy adopting branch prediction, and the accuracy of tag prediction is roughly same with the accuracy of BTB prediction. By removing the BTB and adopting the technique of drowsy cache, the tag prediction effectively reduces the power consumption without significant impact on performance of processors.