Leakage Power Reduction of Instruction Cache Based on Tag Prediction and Drowsy Cache
暂无分享,去创建一个
[1] David Blaauw,et al. Circuit and microarchitectural techniques for reducing cache leakage power , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Kevin Skadron,et al. Using Branch Prediction Information for Near-Optimal I-Cache Leakage , 2006, Asia-Pacific Computer Systems Architecture Conference.
[3] Wang Yong-wen. LRU-Assist:An Efficient Algorithm for Cache Leakage Power Controlling , 2006 .
[4] Minxuan Zhang,et al. An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors , 2006, Asia-Pacific Computer Systems Architecture Conference.
[5] D. Blaauw,et al. Single-V/sub DD/ and single-V/sub T/ super-drowsy techniques for low-leakage high-performance instruction caches , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[6] Mahmut T. Kandemir,et al. Exploiting program hotspots and code sequentiality for instruction cache leakage management , 2003, ISLPED '03.
[7] Margaret Martonosi,et al. Cache decay: exploiting generational behavior to reduce cache leakage power , 2001, ISCA 2001.
[8] David Blaauw,et al. Drowsy caches: simple techniques for reducing leakage power , 2002, ISCA.