A pipelined associated memory implemented in VLSI
暂无分享,去创建一个
[1] R. S. Withers,et al. An artificial neural network integrated circuit based on MNOS/CCD principles , 1987 .
[2] H. Graf,et al. A CMOS associative memory chip based on neural networks , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] H. Nagai,et al. A high-speed string-search engine , 1987 .
[4] Lawrence D. Jackel,et al. VLSI implementation of a neural network memory with several hundreds of neurons , 1987 .
[5] Joseph L. Mundy,et al. Low-cost associative memory , 1972 .
[6] Carver A. Mead,et al. A novel associative memory implemented using collective computation , 1990 .
[7] J. T. Koo. Integrated-circuit content-addressable memories , 1970 .
[8] J J Hopfield,et al. Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.
[9] J.P. Wade,et al. Dynamic cross-coupled bitline content addressable memory cell for high density arrays , 1987, 1985 International Electron Devices Meeting.
[10] King-Sun Fu,et al. VLSI Arrays for Minimum-Distance Classifications , 1984 .
[11] Geoffrey E. Hinton,et al. Connectionist Architectures for Artificial Intelligence , 1990, Computer.