An Efficient and Transparent Thread Migration Scheme in the PM2 Runtime System

This paper describes a new iso-address approach to the dynamic allocation of data in a multithreaded runtime system with thread migration capability. The system guarantees that the migrated threads and their associated static data are relocated exactly at the same virtual address on the destination nodes, so that no post-migration processing is needed to keep pointers valid. In the experiments reported, a thread can be migrated in less than 75μs.

[1]  Philip J. Hatcher,et al.  A multithreaded runtime environment with thread migration for a HPF data-parallel compiler , 1998, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192).

[2]  Jürgen Quittek,et al.  Efficient fine-grain thread migration with active threads , 1998, Proceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing.

[3]  Jonathan Walpole,et al.  Adaptive load migration systems for PVM , 1994, Proceedings of Supercomputing '94.

[4]  Assaf Schuster,et al.  Thread migration and its applications in distributed shared memory systems , 1998, J. Syst. Softw..

[5]  Matthew Haines,et al.  Thread migration in the presence of pointers , 1997, Proceedings of the Thirtieth Hawaii International Conference on System Sciences.

[6]  Edward Mascarenhas,et al.  Ariadne: Architecture of a Portable Threads System Supporting Thread Migration , 1996 .

[7]  Christian Pérez.  Load balancing HPF programs by migrating virtual processors , 1997, Proceedings Second International Workshop on High-Level Parallel Programming Models and Supportive Environments.

[8]  Edward Mascarenhas,et al.  Ariadne: Architecture of a Portable Threads system supporting Mobile Processes , 1995 .

[9]  Jean-François Méhaut,et al.  MADELEINE: an efficient and portable communication interface for RPC-based multithreaded environments , 1998, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192).