A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator

This paper presents a 10-Gb/s clock and data recovery (CDR) circuit for use in multichannel applications. The module aligns the phase of a plesiochronous system clock to the incoming data by use of phase interpolation. Thus, coupling between voltage-controlled oscillators (VCOs) in adjacent channels can be avoided. The controller for the phase interpolator is realized with analog circuitry to overcome the speed and phase resolution limitations of digital implementations. Fabricated in a 0.11-/spl mu/m CMOS technology the module has a size of 0.25/spl times/1.4 mm/sup 2/. The power consumption is 220 mW from a supply voltage of 1.5 V. The CDR exceeds the SDH/SONET jitter tolerance specifications with a pseudo random bit sequence of length 2/sup 23/-1 and a bit-error rate threshold of 10/sup -12/. The re-timed and demultiplexed data has an rms jitter of 3.2 ps at a data rate of 2.7 Gb/s.

[1]  P. Larsson,et al.  A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability , 1999, IEEE J. Solid State Circuits.

[2]  Jun Cao,et al.  OC-192 receiver in standard 0.18/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[4]  Chun-Huat Heng,et al.  A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO , 2003 .

[5]  Toshitsugu Sakamoto,et al.  A 2.5-GHz four-phase clock generator with scalable no-feedback-loop architecture , 2001 .

[6]  Hui Wang,et al.  Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS , 2003, IEEE J. Solid State Circuits.

[7]  H. Tamura,et al.  A CMOS multi-channel 10Gb/s transceiver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  R. Kreienkamp,et al.  A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[10]  Michael M. Green,et al.  15.2 OC-192 Receiver in Standard 0.18µm CMOS , 2002 .

[11]  D. Inglis,et al.  A CMOS low-power multiple 2.5-3.125-Gb/s serial link macrocellfor high IO bandwidth network ICs , 2002, IEEE Journal of Solid-State Circuits.

[12]  K. Nakamura,et al.  A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[13]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[14]  Behzad Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector , 2003, IEEE J. Solid State Circuits.

[15]  Thomas H. Lee,et al.  A 2.5 V delay-locked loop for an 18 Mb 500 MB/s DRAM , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[16]  M. Yotsuyanagi,et al.  A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays , 2000, IEEE Journal of Solid-State Circuits.

[17]  Yoshiyasu Doi,et al.  A CMOS multi-channel 10-Gb/s Transceiver , 2003 .

[18]  Behzad Razavi.  Clock Recovery from Random Binary Signals , 1996 .

[19]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .