Model checking of Control Interpreted Petri Nets

The paper presents an original approach to model checking of Control Interpreted Petri Nets. Petri Nets are currently used in the industry, but they are mostly verified only for structural properties. However, behavior properties are also of great importance. They can be verified using model checking technique. Model checking of specification allows to early detect subtle errors resulting from incorrect specification interpretation. Model description derived from Petri net is presented at RTL-level in such a way that it is easy to synthesize as reconfigurable logic controller or PLC as well as to formally verify for behavioral properties.

[1]  K. L. McMillan,et al.  Automatic verification of sequential circuit designs , 1992, Philosophical Transactions of the Royal Society of London. Series A: Physical and Engineering Sciences.

[2]  Moshe Y. Vardi.  Branching vs. Linear Time: Final Showdown , 2001, TACAS.

[3]  Wojciech Penczek,et al.  Advances in Verification of Time Petri Nets and Timed Automata: A Temporal Logic Approach , 2006, Studies in Computational Intelligence.

[4]  Edmund M. Clarke,et al.  Formal Methods: State of the Art and Future Directions Working Group Members , 1996 .

[5]  Marian Adamski,et al.  Petri nets and Activity Diagrams in logic controller specification - transformation and verification , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[6]  João M. Fernandes,et al.  Translating Synchronous Petri Nets into PROMELA for Verifying Behavioural Properties , 2007, 2007 International Symposium on Industrial Embedded Systems.

[7]  Brian Randell,et al.  Fundamental Concepts of Computer System Dependability , 2001 .

[8]  Luís Gomes,et al.  Modeling Formalisms for Embedded System Design , 2005, Embedded Systems Handbook.

[9]  René David,et al.  Petri nets and grafcet - tools for modelling discrete event systems , 1992 .

[10]  Edmund M. Clarke.  Automatic Verification of Sequential Circuit Designs , 1993, CHDL.

[11]  Mohamed Khalgui,et al.  Reconfiguration of Industrial Embedded Control Systems , 2010 .

[12]  Rik Eshuis,et al.  Symbolic model checking of UML activity diagrams , 2006, TSEM.

[13]  Alex Groce,et al.  Model driven code checking , 2008, Automated Software Engineering.

[14]  M. Colnaric,et al.  Design of embedded control systems , 2003, IEEE International Conference on Industrial Technology, 2003.

[15]  Lothar Litz,et al.  Verification and validation of control algorithms by coupling of interpreted Petri nets , 1998, SMC'98 Conference Proceedings. 1998 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.98CH36218).

[16]  Limor Fix,et al.  Fifteen Years of Formal Property Verification in Intel , 2008, 25 Years of Model Checking.

[17]  Leslie Lamport,et al.  "Sometime" is sometimes "not never": on the temporal logic of programs , 1980, POPL '80.

[18]  Iwona Grobelna,et al.  Formalna analiza interpretowanych algorytmicznych maszyn stanów ASM z wykorzystaniem narzędzia model checker , 2008 .

[19]  E. Allen Emerson,et al.  The Beginning of Model Checking: A Personal Perspective , 2008, 25 Years of Model Checking.

[20]  Mark R. Greenstreet,et al.  Formal verification in hardware design: a survey , 1999, TODE.

[21]  Valentin Goranko,et al.  Logic in Computer Science: Modelling and Reasoning About Systems , 2007, J. Log. Lang. Inf..

[22]  Petru Eles,et al.  Formal coverification of embedded systems using model checking , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.