A 65nm GSM/GPRS/EDGE SoC with Integrated BT/FM

A highly integrated RF transceiver for GSM/GPRS/EDGE application is implemented in a 65nm SOC with BT and FM systems. Techniques are employed to minimize the coupling and interference effects among three wireless systems and results show the sensitivity and the output spectrum stay unchanged. The EDGE digital low-IF receiver achieves −110dBm sensitivity and −9dBm IIP3; while the EDGE polar transmitter achieves an ORFS of −66dB at 400kHz. This transceiver consumes 61/60mA in RX/TX EDGE modes.

[1]  Ping-Ying Wang,et al.  A direct digital frequency modulation PLL with all digital on-line self-calibration for quad-band GSM/GPRS transmitter , 2009, 2009 Symposium on VLSI Circuits.

[2]  Manabu Kawabe,et al.  A Polar Loop Transmitter with Digital Interface including a Loop-Bandwidth Calibration System , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Qiang Li,et al.  A Quad-Band GSM/GPRS/EDGE SoC in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[4]  Xudong Jiang,et al.  A 4-in-1 (WiFi/BT/FM/GPS) connectivity SoC with enhanced co-existence performance in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[5]  Sankaran Aniruddhan,et al.  A 65nm CMOS SoC with embedded HSDPA/EDGE transceiver, digital baseband and multimedia processor , 2011, 2011 IEEE International Solid-State Circuits Conference.

[6]  Mikko Valkama,et al.  Advanced methods for I/Q imbalance compensation in communication receivers , 2001, IEEE Trans. Signal Process..