论文信息 - A high-speed sensing scheme for 1T dynamic RAMs utilizing the clamped bit-line sense amplifier

A high-speed sensing scheme for 1T dynamic RAMs utilizing the clamped bit-line sense amplifier

A clamped-bit-line sense amplifier (CBLSA) capable of very high-speed operation in one-transistor (1T) DRAM applications has been developed. Results from an experimental test chip demonstrate that the speed of the new circuit is insensitive to bit-line capacitance. Circuit speed is also found to be insensitive to the initial bit-line difference voltage. The CBLSA maintains a low impedance fixed potential on the bit lines during sensing, virtually eliminating sensitivity to inter-bit-line noise coupling and minimizing power supply bounce during sensing. The new sense amplifier operates at higher speeds than conventional circuits and still dissipates less power. >

Richard C. Jaeger | T. N. Blalock

[1] L. G. Heller,et al. High sensitivity charge-transfer sense amplifier , 1975 .

[2] T.N. Blalock,et al. An experimental 2T cell RAM with 7 ns access time at low temperature , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[3] Richard C. Jaeger,et al. A high-speed clamped bit-line current-mode sense amplifier , 1991 .

[4] Wei Hwang,et al. High-speed sensing scheme for CMOS DRAMs , 1988 .

[5] H. H. Chao,et al. Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMs , 1984 .

[6] Richard C. Jaeger,et al. A High Speed Clamped-Bit-Line Sensing Scheme For 1T Dynamic RAMs , 1991, 1991 Symposium on VLSI Circuits.

[7] Richard C. Jaeger,et al. A subnanosecond clamped-bit-line sense amplifier for 1T dynamic RAMs , 1991, 1991 International Symposium on VLSI Technology, Systems, and Applications - Proceedings of Technical Papers.

[8] S. Fujii,et al. A new sense amplifier technique for VLSI dynamic RAM's , 1981, 1981 International Electron Devices Meeting.

[9] S. Shinozaki,et al. A 50-μA standby 1M x 1/256K×4 CMOS DRAM with high-speed sense amplifier , 1986 .

[10] F. Ichikawa,et al. A 60-ns 16-Mbit DRAM with a minimized sensing delay caused by bit-line stray capacitance , 1989 .