Minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion
暂无分享,去创建一个
Keith A. Bowman | James D. Meindl | Jeffrey A. Davis | Raguraman Venkatesan | J. Meindl | K. Bowman | R. Venkatesan
[1] James D. Meindl,et al. A stochastic wire length distribution for gigascale integration (GSI) , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[2] Jeffrey Alan Davis. A hierarchy of interconnect limits and opportunities for gigascale integration (GSI) , 1999 .
[3] H. Wong,et al. CMOS scaling into the nanometer regime , 1997, Proc. IEEE.
[4] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[5] James D. Meindl,et al. Optimal repeater insertion for n-tier multilevel interconnect architectures , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).
[6] J.D. Meindl,et al. Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.
[7] James D. Meindl,et al. A physical alpha-power law MOSFET model , 1999 .
[8] Takayasu Sakurai,et al. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .
[9] James D. Meindl,et al. A generic system simulator with novel on-chip cache and throughput models for gigascale integration , 1998 .
[10] James D. Meindl,et al. Performance enhancement through optimal n-tier multilevel interconnect architectures , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).