Design Optimization of Metal Nanocrystal Memory—Part II: Gate-Stack Engineering

Based on the physical model of nanocrystal (NC) memories described in Part I, a systematic investigation of gate-stack engineering is presented, including high-K control and tunneling oxides. The high-K control oxide enables the effective-oxide-thickness scaling without compromising the memory performance, owing to the low charging energy and large channel-control factor from the three-dimensional electrostatics. The high-K tunneling oxide, on the other hand, improves the retention characteristics utilizing the asymmetric tunneling barrier more effectively away from the direct tunneling regime. Finally, with the optimization strategies introduced in both parts I and II, a metal NC memory design with 1.0-V memory window, 13-mus programming, 2.5-mus erasing, and over 10-year retention time has been demonstrated at plusmn4V operation, which highlights the potential of NC memories as the next-generation nonvolatile memory

[1]  B. Eitan,et al.  NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.

[2]  Y. Akasaka,et al.  A thermally-stable sub-0.9nm EOT TaSix/HfSiON gate stack with high electron mobility, suitable for gate-first fabrciation of hp45 LOP devices , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[3]  J. Kim,et al.  Current transport in metal/hafnium oxide/silicon structure , 2002, IEEE Electron Device Letters.

[4]  Dim-Lee Kwong,et al.  Theoretical and experimental investigation of Si nanocrystal memory device with HfO/sub 2/ high-k tunneling dielectric , 2003, VLSIT 2003.

[5]  D. Ielmini,et al.  Optimization of threshold voltage window under tunneling program/erase in nanocrystal memories , 2005, IEEE Transactions on Electron Devices.

[6]  V. Narayanan,et al.  HfO/sub 2//metal stacks: determination of energy level diagram, work functions & their dependence on metal deposition , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[7]  M.F. Li,et al.  Quantum tunneling and scalability of HfO2 and HfAlO gate stacks , 2002, Digest. International Electron Devices Meeting,.

[8]  Lee,et al.  A Novel High K Inter-poly Dielectric(IPD), A1/sub 2/O/sub 3/ For Low Voltage/high Speed Flash memories: erasing in msecs at 3.3V , 1997, 1997 Symposium on VLSI Technology.

[9]  E. Kan,et al.  Nonvolatile memory with a metal nanocrystal/nitride heterogeneous floating-gate , 2005, IEEE Transactions on Electron Devices.

[10]  Kinam Kim,et al.  A novel SONOS structure of SiO/sub 2//SiN/Al/sub 2/O/sub 3/ with TaN metal gate for multi-giga bit flash memories , 2003, IEEE International Electron Devices Meeting 2003.

[11]  G. Pei,et al.  A novel quad source/drain metal nanocrystal memory device for multibit-per-cell storage , 2003, IEEE Electron Device Letters.

[12]  Edwin C. Kan,et al.  Self-assembly of metal nanocrystals on ultrathin oxide for nonvolatile memory applications , 2005 .

[13]  E. Cartier,et al.  Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high-κ insulator: The role of remote phonon scattering , 2001 .

[14]  J. T. Clemens,et al.  A Novel High K Inter-Poly Dielectric(IPD), A1203 for Low VoltageMigh Speed Flash Memories: Erasing in msecs at 3.3V , 1997 .

[15]  U-In Chung,et al.  High speed and nonvolatile Si nanocrystal memory for scaled flash technology using highly field-sensitive tunnel barrier , 2003, IEEE International Electron Devices Meeting 2003.

[16]  H.J. Lin,et al.  High performance tantalum carbide metal gate stacks for nMOSFET application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[17]  Dim-Lee Kwong,et al.  Metal nanocrystal memory with high-/spl kappa/ tunneling barrier for improved data retention , 2005 .

[18]  J. Lambe,et al.  Tunneling in Solids , 1973 .

[19]  Tsu-Jae King,et al.  Impact of crystal size and tunnel dielectric on semiconductor nanocrystal memory performance , 2003 .

[20]  S. De Gendt,et al.  Comparison of sub 1 nm TiN/HfO/sub 2/ with poly-Si/HfO/sub 2/ gate stacks using scaled chemical oxide interface , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[21]  Tuo-Hung Hou,et al.  Design Optimization of Metal Nanocrystal Memory—Part I: Nanocrystal Array Engineering , 2006, IEEE Transactions on Electron Devices.