Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain

The computational time and memory of three-dimensional capacitance extraction have been greatly reduced by using a quasi-multiple medium (QMM) technology, because it enlarges the matrix sparsity produced by the direct boundary element method. In this paper, an approach to automatically determining the QMM cutting pair number and a preconditioning technique are proposed to enhance the QMM-based capacitance extraction. With these two enhancements, the capacitance extraction can achieve much higher speed and adaptability. Experimental results examine the efficiency of two enhancements and show over 10/spl times/ speed-up and memory saving over the multipole approach with comparable accuracy.

[1]  Carlos Alberto Brebbia,et al.  The Boundary Element Method for Engineers , 1978 .

[2]  T. Sarkar,et al.  Multiconductor Transmission Lines In Multilayered Dielectric Media , 1984 .

[3]  Y. Saad,et al.  GMRES: a generalized minimal residual algorithm for solving nonsymmetric linear systems , 1986 .

[4]  Shin Nakamura,et al.  A ULSI 2-D capacitance simulator for complex structures based on actual processes , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  K. Nabors,et al.  Multipole-accelerated capacitance extraction algorithms for 3-D structures with multiple dielectrics , 1992 .

[6]  Stephen A. Vavasis,et al.  Preconditioning for Boundary Integral Equations , 1992, SIAM J. Matrix Anal. Appl..

[7]  Jan G. Korvink,et al.  Enhanced multipole acceleration technique for the solution of large Poisson computations , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Wei Hong,et al.  An efficient algorithm for the parameter extraction of 3-D interconnect structures in the VLSI circuits: domain-decomposition method , 1997 .

[9]  Jacob K. White,et al.  A precorrected-FFT method for electrostatic analysis of complicated 3-D structures , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Ronald A. Rohrer,et al.  Boundary element method macromodels for 2-D hierachical capacitance extraction , 1998, DAC.

[11]  Wei Hong,et al.  A novel dimension-reduction technique for the capacitance extraction of 3-D VLSI interconnects , 1998 .

[12]  Prithviraj Banerjee,et al.  Comparative study of parallel algorithms for 3-D capacitance extraction on distributed memory multiprocessors , 2000, Proceedings 2000 International Conference on Computer Design.

[13]  Weiping Shi,et al.  A fast hierarchical algorithm for three-dimensional capacitanceextraction , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Wenjian Yu,et al.  Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM , 2003 .