Due to their extremely small feature sizes and ultra low power consumption, Quantum-dot Cellular Automata (QCA) technology is projected to be a promising nanotechnology. However, in nanotechnologies, manufacture time defect levels and operational time fault rates are expected to be quite high. Straightforward Triple Modular Redundancy (TMR) based fault tolerance is inappropriate for QCA nanotechnology since wire delays dominate the logic delays and faults in wires dominate the faults in a QCA based design. Furthermore, long wires are necessary in TMR based designs. In this paper we show that fault-tolerance can be obtained by using TMR with Shifted Operands (TMRSO). TMRSO uses , shorter wires of QC.4 cells and exploits the self-latching property of clocked QCA arrays to provide the same level of fault tolerance capability as straightforward TMR while being significantly faster and smaller. This technique can be applied to a variety of operations; we have validated TMRSO on adders. implementation results obtained using QCADesigner (6) show that an 8-bit adder using TMRSO has more than 50% area reduction and more than 100% throughput improvement when compared to a TMR implementation.
[1]
P. D. Tougaw,et al.
Logical devices implemented using quantum cellular automata
,
1994
.
[2]
Amir Fijany,et al.
New Design for Quantum Dots Cellular Automata to obtain Fault Tolerant Logic Gates
,
2001
.
[3]
Wei Wang,et al.
Quantum-dot cellular automata adders
,
2003,
2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..
[4]
P. D. Tougaw,et al.
A device architecture for computing with quantum dots
,
1997,
Proc. IEEE.
[5]
Janak H. Patel,et al.
Concurrent Error Detection in ALU's by Recomputing with Shifted Operands
,
1982,
IEEE Transactions on Computers.
[6]
Barry W. Johnson.
Design & analysis of fault tolerant digital systems
,
1988
.