Signal integrity analysis of a 2-D and 3-D integrated potentiostat for neurotransmitter sensing

3-D integration technology offers significant advantages in implantable devices by reducing the form factor and power dissipation. Signal integrity characteristics of a 2-D and 3-D integrated potentiostat for neurotransmitter sensing are investigated and compared. The potentiostat is implemented as current integrating switched-capacitor first-order single-bit delta-sigma modulator. An electrical model is developed for the substrate, power network, and through silicon vias (TSVs). These models are combined with the neurotransmitter sensing circuit to generate an entire model to analyze signal integrity. Contrary to the conventional assumption, a 3-D integrated hybrid system does not necessarily exhibit enhanced noise isolation despite the advantage of having separate planes, as demonstrated in this paper. Noise coupling into the substrate due to TSVs is shown to be a significant mechanism that degrades signal integrity in 3-D integrated implantable systems.

[1]  Rob A. Rutenbar,et al.  Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis , 1994, IEEE J. Solid State Circuits.

[2]  G. Cauwenberghs,et al.  16-channel wide-range VLSI potentiostat array , 2004, IEEE International Workshop on Biomedical Circuits and Systems, 2004..

[3]  Joungho Kim,et al.  Active circuit to through silicon via (TSV) noise coupling , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[4]  Stéphane Trevin,et al.  The use of gold electrodes in the electrochemical detection of nitric oxide in aqueous solution , 1994 .

[5]  M. Delong,et al.  Pathophysiology of parkinsonian motor abnormalities. , 1993, Advances in neurology.

[6]  Kartikeya Murari,et al.  VLSI Potentiostat Array With Oversampling Gain Modulation for Wide-Range Neurotransmitter Sensing , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[7]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[8]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[9]  Emre Salman,et al.  Noise coupling due to through silicon vias (TSVs) in 3-D integrated circuits , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[10]  E. Friedman,et al.  Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.

[11]  S. Pamarthy,et al.  Process Integration Considerations for 300 mm TSV Manufacturing , 2009, IEEE Transactions on Device and Materials Reliability.