Floating point division and square root algorithms and implementation in the AMD-K7/sup TM/ microprocessor
暂无分享,去创建一个
[1] Stuart Franklin Oberman,et al. Design issues in high performance floating point arithmetic units , 1996 .
[2] Robert E Goldschmidt,et al. Applications of division by convergence , 1964 .
[3] Fred Weber,et al. AMD 3DNow! technology: architecture and implementations , 1999, IEEE Micro.
[4] Robert S. Boyer,et al. A computational logic handbook , 1979, Perspectives in computing.
[5] Michael J. Flynn. On Division by Functional Iteration , 1970, IEEE Transactions on Computers.
[6] Debjit Das Sarma,et al. Faithful bipartite ROM reciprocal tables , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.
[7] Andrew D. Booth,et al. A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .
[8] F. Weber,et al. An out-of-order three-way superscalar multimedia floating-point unit , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[9] Michael J. Flynn,et al. Design Issues in Division and Other Floating-Point Operations , 1997, IEEE Trans. Computers.
[10] Jordi Cortadella,et al. Evaluation of A + B = K Conditions Without Carry Propagation , 1992, IEEE Trans. Computers.