New Fault Models and Self-Test Generation for Microprocessors Using High-Level Decision Diagrams

The paper presents a novel approach to high-level fault modeling and test generation for microprocessors using High-Level Decision Diagrams (HLDD). A general frame-work and novel techniques for automated software-based self-test program generation are discussed. On this basis new previously not published test quality improvement capabilities of the approach are high-lighted and explained. Based on the high level fault model defined for HLDDs a novel class of hard-to-test faults, called "unintended actions", is proposed. In addition, the mechanisms for reducing the risk of fault masking is explained. The experimental results show the superiority of the new method by achieving a higher quality of tests with shorter length compared to the previous results.

[1]  Raimund Ubar,et al.  Software-based self-test generation for microprocessors with high-level decision diagrams , 2014, Latin American Test Workshop - LATW.

[2]  Narayanan Vijaykrishnan,et al.  Test Generation for Precise Interrupts on Out-of-Order Microprocessors , 2009, 2009 10th International Workshop on Microprocessor Test and Verification.

[3]  Chung-Ho Chen,et al.  Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  Ying Zhang,et al.  Software-Based Self-Testing of Processors Using Expanded Instructions , 2010, 2010 19th IEEE Asian Test Symposium.

[6]  Ying Zhang,et al.  Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Dimitris Gizopoulos,et al.  Hybrid-SBST Methodology for Efficient Testing of Processor Cores , 2008, IEEE Design & Test of Computers.

[8]  S. Davidson,et al.  The architecture of the GenTest sequential test generator , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[9]  Kwang-Ting Cheng,et al.  Simulation-Based Functional Test Generation for Embedded Processors , 2006, IEEE Transactions on Computers.

[10]  Jacob A. Abraham,et al.  Functional Testing of Microprocessors , 1984, IEEE Transactions on Computers.

[11]  Jacob A. Abraham,et al.  Automated mapping of pre-computed module-level test sequences to processor instructions , 2005, IEEE International Conference on Test, 2005..

[12]  Anton Karputkin,et al.  Canonical representations of high-level decision diagrams , 2010 .

[13]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[14]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[15]  Jacob A. Abraham,et al.  A novel functional test generation method for processors using commercial ATPG , 1997, Proceedings International Test Conference 1997.

[16]  Dimitris Gizopoulos,et al.  Software-based self-testing of embedded processors , 2005, IEEE Transactions on Computers.