Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding
暂无分享,去创建一个
Soon Wee Ho | V S Rao | G Sharma | A Kumar | V Kripesh
[1] B. Keser,et al. Advanced Packaging: The Redistributed Chip Package , 2007, IEEE Transactions on Advanced Packaging.
[2] V. Kripesh,et al. 150-$\mu{\rm m}$ Pitch Cu/Low-${\rm k}$ Flip Chip Packaging With Polymer Encapsulated Dicing Line (PEDL) and Cu Column Interconnects , 2008, IEEE Transactions on Advanced Packaging.
[4] Xiaowu Zhang,et al. Board level solder joint reliability analysis of a fine pitch Cu post type wafer level package (WLP) , 2008, Microelectron. Reliab..
[5] M. Brunnbauer,et al. Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT).
[6] V. N. Sekhar,et al. Wafer level embedding technology for 3D wafer level embedded package , 2009, 2009 59th Electronic Components and Technology Conference.
[7] H. Hedler,et al. An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.
[8] A. Kumar,et al. Design and development of a multi-die embedded micro wafer level package , 2008, 2008 58th Electronic Components and Technology Conference.