Constant-Resistance CMOS Input Sampling Switch for GSM/WCDMA High Dynamic Range $\Delta \Sigma$ Modulators

The nonlinearity of the input sampling switch in a switched-capacitor delta-sigma (DeltaSigma) analog-to-digital converter (ADC) affects the overall performance of the ADC. This can be a problem in modern CMOS process technologies where device threshold voltages do not scale as much as the supply voltage, but is exacerbated in older CMOS/BiCMOS process technologies where very-low threshold voltage devices are unavailable. To address this issue, the use of an optimized bootstrapped CMOS switch is proposed in this paper. A linearized CMOS switch offers a constant on-resistance over the entire input signal range, greatly reducing track-mode distortion in a sampling circuit, compared to using a standard CMOS switch or a bootstrapped nMOS switch. The dynamic range improvement achieved as a result of the proposed technique is validated with the design of two high dynamic range fourth-order switched-capacitor DeltaSigma modulators for GSM and WCDMA radio standards in a 0.35-mum BiCMOS process technology. Measured spurious-free dynamic range (SFDR) of 86 and 77 dB at power consumptions of 7 and 14 mW, respectively, are achieved for GSM and WCDMA standards. Each modulator operates from a single 2.7-V power supply and occupies an area of 0.2 mm2 .

[1]  K. Lee.  Low-destortion switched-capacitor filter design techniques , 1985 .

[2]  W. Sansen,et al.  A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[3]  José Silva-Martínez,et al.  A 92-MHz 13-bit IF digitizer using optimized SC integrators in 0.35-/spl mu/m CMOS technology , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Bharath Kumar Thandri,et al.  A 92 MHz , 13 Bit IF Digitizer Using Optimized SC Integrators in 0 . 35 μ m CMOS Technology , .

[5]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[6]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[7]  Joannes Mathilda Josephus Sevenhans,et al.  Trends in silicon radio large scale integration: zero IF receiver! Zero I&Q transmitter! Zero discrete passives! , 2000, IEEE Commun. Mag..

[8]  Johan H. Huijsing,et al.  A 1.8-mW CMOS sigma delta modulator with integrated mixer for A/D conversion of IF signals , 2000 .

[9]  C.W. Bostian,et al.  Analog to Digital Converters , 2020, Embedded Systems Design using the MSP430FR2355 LaunchPad™.

[10]  Gordon W. Roberts,et al.  Low power delta-sigma Modulator for ADSL applications in a low-Voltage CMOS technology , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  M.R. Yuce,et al.  Alternative wideband front-end architectures for multi-standard software radios , 2004, IEEE 60th Vehicular Technology Conference, 2004. VTC2004-Fall. 2004.

[12]  Franco Maloberti,et al.  A wide-band 280-MHz four-path time-interleaved bandpass sigma-delta modulator , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  T. Fiez,et al.  A 14-bit delta-sigma ADC with 8/spl times/ OSR and 4-MHz conversion bandwidth in a 0.18-/spl mu/m CMOS process , 2004, IEEE Journal of Solid-State Circuits.

[14]  F. Maloberti,et al.  Switch Bootstrapping for Precise Sampling Beyond Supply Voltage , 2006, IEEE Journal of Solid-State Circuits.

[15]  M. Steyaert,et al.  A 1-V, 1-MS/s, 88-dB sigma-delta modulator in 0.13-/spl mu/m digital CMOS technology , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[16]  J. Huijsing,et al.  A 1.8-mW CMOS /spl Sigma//spl Delta/ modulator with integrated mixer for A/D conversion of IF signals , 2000, IEEE Journal of Solid-State Circuits.

[17]  V. Fong,et al.  A 64-MHz clock-rate /spl Sigma//spl Delta/ ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency , 2002 .

[18]  Ángel Rodríguez-Vázquez,et al.  Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+ , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[19]  E. Hegazi,et al.  A DLL-biased, 14-bit DS analog-to-digital converter for GSM/GPRS/EDGE handsets , 2006, IEEE Journal of Solid-State Circuits.

[20]  A. Abidi,et al.  A 3 . 3V 12b 50-MS / s A / D Converter in 0 . 6-m CMOS with over 80-dB SFDR , 2000 .

[21]  George Suárez,et al.  Behavioral Modeling Methods for Switched-Capacitor $\Sigma \Delta$ Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[23]  A. Torralba,et al.  A 4.7mW 89.5dB DR CT complex /spl Delta//spl Sigma/ ADC with built-in LPF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[24]  A.A. Abidi,et al.  A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDR , 2000, IEEE Journal of Solid-State Circuits.

[25]  O. Oliaei,et al.  A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE , 2002 .

[26]  Thomas Burger,et al.  A 13.5mW, 185 MSample/s ΔΣ-modulator for UMTS/GSM dual-standard IF reception , 2001 .

[27]  Michiel Steyaert,et al.  A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[29]  I. Fujimori,et al.  A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[30]  I. Galton,et al.  A 12 mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[31]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[32]  Wayne H. Wolf,et al.  Building the Software Radio , 2005, Computer.

[33]  A. Demosthenous,et al.  A 14-mW, 153.6-MHz clock-rate Δ∑ modulator for WCDMA with 77-dB SFDR using constant resistance CMOS input sampling switch , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[34]  Richard Gaggl,et al.  A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18-μm CMOS , 2003, IEEE J. Solid State Circuits.

[35]  Sergio Pernici,et al.  A 2.7-V 11.8-mW baseband ADC with 72-dB dynamic range for GSM applications , 2000 .

[36]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[37]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[38]  Saska Lindfors,et al.  A 80-MHz bandpass /spl Delta//spl Sigma/ modulator for a 100-MHz IF receiver , 2002 .

[39]  K.C.-H. Chao,et al.  A higher order topology for interpolative modulators for oversampling A/D converters , 1990 .

[40]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[41]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[42]  T. Burger,et al.  A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[43]  D.K. Su,et al.  A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC , 2005, IEEE Journal of Solid-State Circuits.