Tota I Power 0 pt i m izat i o n t h rough Si mu Ita neous I y Multiple-V,, Multiple-V,, Assignment and Device Sizing with Stack Forcing
暂无分享,去创建一个
Mary Jane Irwin | Mahmut Kandemir | Narayanan Vijaykrishnan | Yuan Xie | Yung Fu Tsai | W.-L. Hung | M. Kandemir | Yuan Xie | N. Vijaykrishnan | Y. Tsai | W. Hung | M. Irwin
[1] David G. Chinnery,et al. Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization , 2003, ISLPED '03.
[2] Vladimir Stojanovic,et al. Methods for true power minimization , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..
[3] Borivoje Nikolic,et al. Combining dual-supply, dual-threshold and transistor sizing for power reduction , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[4] S. Borkar,et al. Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[5] R.W. Brodersen,et al. Energy–delay tradeoffs in combinational logic using gate sizing and supply voltage optimization , 2002, Proceedings of the 28th European Solid-State Circuits Conference.
[6] Anantha Chandrakasan,et al. Scaling of stack effect and its application for leakage reduction , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[7] Tadahiro Kuroda,et al. Utilizing surplus timing for power reduction , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).
[8] D. Blaauw,et al. Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[9] David E. Goldberg,et al. Genetic Algorithms in Search Optimization and Machine Learning , 1988 .