Characterization and Modeling of Hot Carrier-Induced Variability in Subthreshold Region

We developed an analytical model that is able to predict the evolution of the subthreshold slope variability associated with hot carrier (HC) stress. The model assumes that HC stress generates interface states with a Poisson distribution and that the number of HC-induced interface states increases linearly with the HC-induced subthreshold slope variation. We validate the model by means of extensive variability data sets collected on n-channel MOSFETs in 45- and 65-nm CMOS technologies. Furthermore, we investigate the correlation between the threshold voltage and the subthreshold slope fluctuations in order to fully characterize their impact on the subthreshold current variability.

[1]  Jan M. Rabaey,et al.  The Roadmap to Disappearing Electronics and Ambient Intelligence , 2006 .

[2]  B. Otis,et al.  Ultra-low-power design , 2006, IEEE Circuits and Devices Magazine.

[3]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[4]  D. Schroder.  Semiconductor Material and Device Characterization , 1990 .

[5]  A. Asenov,et al.  Statistical Simulation of Progressive NBTI Degradation in a 45-nm Technology pMOSFET , 2010, IEEE Transactions on Electron Devices.

[6]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[7]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2006, 2007 IEEE International Electron Devices Meeting.

[8]  K. Roy,et al.  A Three-Dimensional Physical Model for $V_{\rm th}$ Variations Considering the Combined Effect of NBTI and RDF , 2011, IEEE Transactions on Electron Devices.

[9]  W. Sansen,et al.  Mismatch Characterization of Submicron MOS Transistors , 1997 .

[10]  Shuang-Yuan Chen,et al.  Transistor variability after CHC and NBTI stress in 90 nm pMOSFET technology , 2009 .

[11]  Massimo Alioto,et al.  Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  A. Asenov.  Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .

[13]  M. D. Giles,et al.  Process Technology Variation , 2011, IEEE Transactions on Electron Devices.

[14]  Bo Zhai,et al.  Exploring Variability and Performance in a Sub-200-mV Processor , 2008, IEEE Journal of Solid-State Circuits.

[15]  A. De Keersgieter,et al.  Channel Hot-Carrier Degradation in Short-Channel Transistors With High- $k$/Metal Gate Stacks , 2009, IEEE Transactions on Device and Materials Reliability.

[16]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[17]  B. Woolery,et al.  Effect of BTI Degradation on Transistor Variability in Advanced Semiconductor Technologies , 2008, IEEE Transactions on Device and Materials Reliability.

[18]  W. Sansen,et al.  Line edge roughness: characterization, modeling and impact on device behavior , 2002, Digest. International Electron Devices Meeting,.

[19]  P. Andricciola,et al.  Impact of interface states on MOS transistor mismatch , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[20]  S. Rauch.  The statistics of NBTI-induced V/sub T/ and /spl beta/ mismatch shifts in pMOSFETs , 2002 .

[21]  A. Mercha,et al.  Matching Performance of FinFET Devices With Fin Widths Down to 10 nm , 2009, IEEE Electron Device Letters.

[22]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[23]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2007 .

[24]  H.C. Lin,et al.  Matching variation after HCI stress in advanced CMOS technology for analog applications , 2005, 2005 IEEE International Integrated Reliability Workshop.

[25]  Paolo Magnone,et al.  FinFET Mismatch in Subthreshold Region: Theory and Experiments , 2010, IEEE Transactions on Electron Devices.

[26]  C. Fiegna,et al.  Impact of Hot Carriers on nMOSFET Variability in 45- and 65-nm CMOS Technologies , 2011, IEEE Transactions on Electron Devices.