An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner
暂无分享,去创建一个
S.S. Junnarkar | P. O'Connor | R. Fontaine | Sang-June Park | J.-F. Pratte | M. Purschke | R. Fontaine | J. Pratte | S. Junnarkar | P. O'connor | M. Purschke | Sang-June Park
[1] Jinyuan Wu,et al. Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).
[2] P. O'Connor,et al. Front-end electronics for the RatCAP mobile animal PET scanner: timing discriminator and 32 line address priority serial encoder , 2004, IEEE Symposium Conference Record Nuclear Science 2004..
[3] P. O'Connor,et al. Front-end electronics for the RatCAP mobile animal PET scanner , 2004, IEEE Transactions on Nuclear Science.
[4] R. Fontaine,et al. Design and performance of 0.18-/spl mu/m CMOS charge preamplifiers for APD-based PET scanners , 2004, IEEE Transactions on Nuclear Science.
[5] P. O'Connor,et al. The data acquisition system of the RatCAP conscious small animal PET tomograph , 2005, IEEE Nuclear Science Symposium Conference Record, 2005.
[6] U. A. Uhmeyer,et al. A fast variable transition time pulse generating circuit , 1992, [1992] Conference Record IEEE Instrumentation and Measurement Technology Conference.
[7] N. Volkow,et al. RatCAP: miniaturized head-mounted PET for conscious rodent brain imaging , 2004, IEEE Transactions on Nuclear Science.
[8] J. Kalisz,et al. Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution , 1997 .