An ESD design automation framework and tool flow for nano-scale CMOS technologies

We present a successfully implemented ESD design automation framework that evaluates and verifies the ESD protection methodology at all stages of a standard integrated circuit design flow. The tools used at each step of the flow and sample results showing excellent correlation to hardware test data is presented.

[1]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[2]  T. Smedes,et al.  A DRC-based check tool for ESD layout verification , 2009, 2009 31st EOS/ESD Symposium.

[3]  Junjun Li,et al.  Compact modeling of on-chip ESD protection devices using Verilog-A , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Souvick Mitra,et al.  Predictive full circuit ESD simulation and analysis using extended ESD compact models: Methodology and tool implementation , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[5]  M. Baird,et al.  VerifyESD: a tool for efficient circuit level ESD simulations of mixed-signal ICs , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[6]  Shunhua Chang,et al.  ESD design automation for a 90nm ASIC design system , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  C. Duvvury,et al.  Analysis of ESD protection components in 65nm CMOS technology: Scaling perspective and impact on ESD design window , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  M. Muhammad,et al.  Failure Analysis of I/O with ESD Protection Devices in Advanced CMOS Technologies , 2007, 2007 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[9]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.