A real-time image-feature-extraction and vector-generation VLSI employing arrayed-shift-register architecture

A feature-extraction and vector-generation VLSI has been developed for real-time image recognition. An arrayed-shift-register architecture has allowed us to seamlessly scan a wide-area image of interest with a 64 /spl times/ 64 recognition window and generate a 64-dimension feature vector at each pixel location for on-the-fly recognition. A prototype chip was designed and fabricated in a 0.18-/spl mu/m 5-metal CMOS technology. A high-speed feature vector generation less than 9.7ns has been experimentally demonstrated. It is possible to scan a VGA-size image at a rate of 5 frames/sec, thus generating as many as 1.5 /spl times/ 10/sup 6/ feature vectors in a second for recognition. This is 10/sup 4/ times faster than software processing running on a 3GHz CPU.

[1]  Ulrich Ramacher,et al.  A 100-GOPS programmable processor for vehicle vision systems , 2003, IEEE Design & Test of Computers.

[2]  Kon Max Wong,et al.  A fast method for real-time median filtering , 1980 .

[3]  T. Shibata,et al.  A Real-Time Image-Feature-Extraction and Vector-Generation VLSI Employing Arrayed-Shift-Register Architecture , 2007, IEEE Journal of Solid-State Circuits.

[4]  Chung Len Lee,et al.  Bit-sliced median filter design based on majority gate , 1992 .

[5]  Tadashi Shibata,et al.  An edge-based face detection algorithm robust against illumination, focus, and scale variations , 2004, 2004 12th European Signal Processing Conference.

[6]  Tadashi Shibata,et al.  A Vlsi-Implementation-Friendly EGO-Motion Detection Algorithm Based on Edge-Histogram Matching , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[7]  Tadashi Shibata,et al.  An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems , 2003, IEEE Trans. Neural Networks.

[8]  Tadashi Shibata,et al.  A real-time VLSI median filter employing two-dimensional bit-propagating architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Masanori Hariyama,et al.  VLSI processor for reliable stereo matching based on adaptive window-size selection , 2001, Proceedings 2001 ICRA. IEEE International Conference on Robotics and Automation (Cat. No.01CH37164).

[10]  Tadashi Shibata,et al.  Illumination-invariant face identification using edge-based feature vectors in pseudo-2D Hidden Markov Models , 2006, 2006 14th European Signal Processing Conference.

[11]  Tadashi Shibata,et al.  A Mixed-Signal VLSI for Real-Time Generation of Edge-Based Image Vectors , 2003, NIPS.

[12]  Chin-Hsing Chen,et al.  Data dependence analysis and bit-level systolic arrays of the median filter , 1998, IEEE Trans. Circuits Syst. Video Technol..

[13]  Levent Onural,et al.  Design and implementation of a general-purpose median filter unit in CMOS VLSI , 1990 .

[14]  S. Asano,et al.  A 4 GOPS 3 way-VLIW image recognition processor based on a configurable media-processor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[15]  D. Hubel,et al.  Receptive fields of single neurones in the cat's striate cortex , 1959, The Journal of physiology.

[16]  Daniele D. Caviglia,et al.  An analog VLSI implementation of a feature extractor for real time optical character recognition , 1998 .

[17]  L.-W. Chang,et al.  A bit-level systolic array for median filter , 1992, IEEE Trans. Signal Process..

[18]  T. Shibata,et al.  A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[19]  I. Kuroda,et al.  A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[20]  Roberto Roncella,et al.  70-MHz 2- mu m CMOS bit-level systolic array median filter , 1993 .