Technological and design constraints for multilevel flash memories

This paper discusses basic constraints for multilevel storage in flash memories. Aspects such as programming algorithms, threshold voltage distribution, data retention, read disturbs, sense amplifier sensitivity and cell transconductance spread are considered. Experimental results and design considerations are provided. Guidelines for the evaluation of multilevel storage feasibility are given. The feasibility of four-level storage with present technologies using a read voltage around 6 V is demonstrated.

[1]  K. Yoshikawa,et al.  Comparison of current flash EEPROM erasing methods: stability and how to control , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[2]  B. Bandyopadhyay,et al.  Substrate-current-induced hot electron (SCIHE) injection: a new convergence scheme for flash memory , 1995, Proceedings of International Electron Devices Meeting.

[3]  P. Young,et al.  Feasibility of Multilevel Storage in Flash EEPROM Cells , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[4]  Ranjeet Alexis,et al.  A multilevel-cell 32 Mb flash memory , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.