GMS: Generic memristive structure for non-volatile FPGAs
暂无分享,去创建一个
Yusuf Leblebici | Giovanni De Micheli | Pierre-Emmanuel Gaillardon | Shashikanth Bobba | Davide Sacchetto | P. Gaillardon | G. De Micheli | D. Sacchetto | S. Bobba | Y. Leblebici
[1] Fabien Clermidy,et al. Emerging memory technologies for reconfigurable routing in FPGA architecture , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.
[2] Rainer Waser,et al. Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.
[3] Jason Cong,et al. mrFPGA: A novel FPGA architecture with memristor-based reconfiguration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.
[4] Heng-Yuan Lee,et al. A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability , 2011, 2011 IEEE International Solid-State Circuits Conference.
[5] Wei Wang,et al. FPGA Based on Integration of CMOS and RRAM , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Frederick T. Chen,et al. Challenges and opportunities for HfOX based resistive random access memory , 2011, 2011 International Electron Devices Meeting.
[7] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[8] Volker Hecht,et al. Flash-based Field Programmable Gate Array Technology with Deep Trench Isolation , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[9] Mingjie Lin,et al. Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Abbas El Gamal,et al. Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory , 2012, 2012 IEEE International Solid-State Circuits Conference.
[11] Jason Luu,et al. Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect , 2011, FPGA '11.
[12] Kailash Gopalakrishnan,et al. Overview of candidate device technologies for storage-class memory , 2008, IBM J. Res. Dev..
[13] G. Micheli,et al. Resistive Programmable Through-Silicon Vias for Reconfigurable 3-D Fabrics , 2012, IEEE Transactions on Nanotechnology.