A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator

An extreme low power voltage reference generator operating with a supply voltage ranging from 0.9 to 4 V has been implemented in AMS 0.35 mum CMOS process. The maximum supply current measured at the maximum supply voltage and at 80 degC is 70 nA. A temperature coefficient of 10 ppm/degC is achieved by means of a perfect suppression of the temperature dependence of the mobility, the compensation of the channel length modulation effect on the temperature coefficient and the absence of the body effect. The power supply rejection ratios without any filtering capacitor at 100 Hz and 10 MHz are lower than -53 and -42 dB, respectively. The occupied chip area is 0.045 mm2

[1]  R.A. Blauschild,et al.  A new NMOS temperature-stable voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[2]  Y.P. Tsividis,et al.  A CMOS voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[3]  H.J. Oguey,et al.  MOS voltage reference based on polysilicon gate work function difference , 1979, IEEE Journal of Solid-State Circuits.

[4]  Bang-Sup Song,et al.  Threshold-voltage temperature drift in ion-implanted MOS transistors , 1982, IEEE Transactions on Electron Devices.

[5]  P.R. Gray,et al.  A precision curvature-compensated CMOS bandgap reference , 1983, IEEE Journal of Solid-State Circuits.

[6]  Tanaka Haruhiko,et al.  Sub-1-/spl mu/A dynamic reference voltage generator for battery-operated DRAMs , 1994 .

[7]  Ka Nang Leung,et al.  A CMOS Voltage Reference Based on Weighted V GS for CMOS Low-Dropout Linear Regulators , 2001 .

[8]  K. Leung,et al.  A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device , 2002, IEEE J. Solid State Circuits.

[9]  K. Leung,et al.  A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .

[10]  Giuseppe de Vita,et al.  An ultra-low-power, temperature compensated voltage reference generator , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[11]  G. Iannaccone,et al.  A 300 nW, 12 ppm//spl deg/C Voltage Reference in a Digital 0.35 /spl mu/m CMOS Process , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..