Possibilities and limitations of IDDQ testing in submicron CMOS

IDDQ Testing is a well accepted testing approach based on the observation of the quiescent current consumption. Its growing industrial implementation is based on the possibility of detecting defects which escape other more traditional testing methods. However, its application costs are higher and its effectiveness in deep submicron technologies may decrease if the current trend of leakage increase is not stopped by creative innovation.

[1]  Victor Champac,et al.  6.1 IDDQ Testing of Opens in CMOS SRAMs , 1998 .

[2]  Mark Storey,et al.  Microprocessor IDDQ Testing: A Case Study , 1995, IEEE Des. Test Comput..

[3]  C. S. Murthy,et al.  Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs] , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Víctor H. Champac,et al.  I/sub DDQ/ testing of opens in CMOS SRAMs , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[5]  G. Crisenza,et al.  Manufacturability of low power CMOS technology solutions , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[6]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[7]  Víctor H. Champac,et al.  CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS , 1991, 1991, Proceedings. International Test Conference.

[8]  A.D. Singh.  A comprehensive wafer oriented test evaluation (WOTE) scheme for the IDDQ testing of deep sub-micron technologies , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[9]  Juan A. Carrasco,et al.  Synthesis of I/sub DDQ/-testable circuits: integrating built-in current sensors , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[10]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[11]  Juan A. Carrasco,et al.  Synthesis of IDDQ-Testable Circuits: Integrating Built-in Current Sensors , 1995, DAC 1995.

[12]  Mohamed I. Elmasry,et al.  Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.

[13]  Chenming Hu,et al.  Future CMOS scaling and reliability , 1993, Proc. IEEE.

[14]  Joan Figueras,et al.  On estimating bounds of the quiescent current for I/sub DDQ/ testing , 1996, Proceedings of 14th VLSI Test Symposium.

[15]  Manoj Sachdev.  Reducing the CMOS RAM test complexity withIDDQ and voltage testing , 1995, J. Electron. Test..

[16]  Doris Schmitt-Landsiedel,et al.  The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits , 1996, ISLPED '96.

[17]  Kenneth M. Butler,et al.  So what is an optimal test mix? A discussion of the SEMATECH methods experiment , 1997, Proceedings International Test Conference 1997.

[18]  Digh Hisamoto,et al.  A low-resistance self-aligned T-shaped gate for high-performance sub-0.1-/spl mu/m CMOS , 1997 .

[19]  James D. Meindl,et al.  Effects of random MOSFET parameter fluctuations on total power consumption , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[20]  M. Ray Mercer,et al.  Iddq testing for high performance CMOS-the next ten years , 1996, Proceedings ED&TC European Design and Test Conference.

[21]  Ih-Chin Chen,et al.  A 1-V programmable DSP for wireless communications [CMOS] , 1997 .

[22]  T. Meneghini,et al.  I/sub DDQ/ testing of a 180 MHz HP PA-RISC microprocessor with redundancy programmed caches , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[23]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[24]  Manoj Sachdev.  Deep sub-micron I/sub DDQ/ testing: issues and solutions , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[25]  Carver A. Mead.  Scaling of MOS technology to submicrometer feature sizes , 1994 .

[26]  J. Figueras,et al.  I/sub DDQ/ test and diagnosis of CMOS circuits , 1995 .

[27]  John M. Acken,et al.  Standard cell library characterization for setting current limits for I/sub DDQ/ testing , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[28]  M. Ray Mercer,et al.  Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[29]  Claude Thibeault,et al.  A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[30]  Wojciech Maly,et al.  Built-in current testing , 1992 .

[31]  Wojciech Maly,et al.  Current signatures: application , 1997, Proceedings International Test Conference 1997.

[32]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[33]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[34]  Steven D. McEuen.  Reliability benefits of IDDQ , 1992, J. Electron. Test..

[35]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[36]  Charles F. Hawkins,et al.  IDDQ Testing: Issues Present and Future , 1996, IEEE Des. Test Comput..

[37]  S. Sze.  High-speed semiconductor devices , 1990 .

[38]  P.C. Maxwell,et al.  A simulation-based method for estimating defect-free I/sub DDQ/ , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[39]  Vivek De,et al.  Intrinsic MOSFET parameter fluctuations due to random dopant placement , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[40]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[41]  Joan Figueras,et al.  IDDQ Test and Diagnosis of CMOS Circuits , 1995, IEEE Design & Test of Computers.

[42]  S.M. Menon,et al.  Estimation of partition size for I/sub DDQ/ testing using built-in current sensing , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[43]  J. Figueras,et al.  Possibilities and limitations of I/sub DDQ/ testing in submicron CMOS , 1997, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon.

[44]  Kazuo Horie,et al.  A complete substrate current model including band-to-band tunneling current for circuit simulation , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..