Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies
暂无分享,去创建一个
Ahmad Patooghy | Mahdi Fazeli | Seyed Ghassem Miremadi | Alireza Ejlali | A. Ejlali | S. Miremadi | A. Patooghy | M. Fazeli
[1] Bashir M. Al-Hashimi,et al. Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] N. Seifert,et al. Robust system design with built-in soft-error resilience , 2005, Computer.
[3] R. W. Keyes,et al. Fundamental limits of silicon technology , 2001, Proc. IEEE.
[4] J. Draper,et al. The DF-dice storage element for immunity to soft errors , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[5] Sujit Dey,et al. Separate dual-transistor registers: a circuit solution for on-line testing of transient error in UDMC-IC , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..
[6] G. C. Messenger,et al. Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.
[7] José G. Delgado-Frias,et al. Enhanced Fault-Tolerant Data Latches for Deep Submicron CMOS , 2005, CDES.
[8] L. Sterpone,et al. Analysis of the robustness of the TMR architecture in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.
[9] Cecilia Metra,et al. TMR voting in the presence of crosstalk faults at the voter inputs , 2004, IEEE Transactions on Reliability.
[10] T. Kishimoto,et al. Soft error susceptibility and immune structures in dynamic random access memories (DRAMs) investigated by nuclear microprobes , 1996 .
[11] Edward J. McCluskey,et al. Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.
[12] A.M. Mohsen,et al. Alpha-particle-induced charge collection measurements and the effectiveness of a novel p-well protection barrier on VLSI memories , 1985, IEEE Transactions on Electron Devices.
[13] Jr. Leonard R. Rockett. An SEU-hardened CMOS data latch design , 1988 .
[14] J. Gaisler,et al. 32-bit processing unit for embedded space flight applications , 1995 .
[15] P. Hazucha,et al. Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .
[16] Yu Cao,et al. New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[17] M. Baze,et al. A digital CMOS design technique for SEU hardening , 2000 .
[18] Cecilia Metra,et al. Novel transient fault hardened static latch , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[19] Kartik Mohanram,et al. Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] Andrew K. Martin,et al. A Self-Correcting Soft Error Tolerant Flop-Flop , 2005 .
[21] Ming Zhang,et al. Logic soft errors in sub-65nm technologies design and CAD challenges , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[22] Jiri Gaisler. A portable and fault-tolerant microprocessor based on the SPARC v8 architecture , 2002, Proceedings International Conference on Dependable Systems and Networks.
[23] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[24] Massoud Pedram,et al. Power Aware Design Methodologies , 2002 .
[25] Shin Min Kang,et al. CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .
[26] Russell Tessier,et al. Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[27] N. Cohen,et al. Soft error considerations for deep-submicron CMOS circuit applications , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[28] Chin-Long Chen,et al. Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..
[29] Yu Cao,et al. New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.
[30] Luigi Carro,et al. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.