A 1G-cell floating-gate NOR flash memory in 65 nm technology with 100 ns random access time

A 1G-cell NOR flash memory chip has been designed and fabricated successfully with 65 nm technology. To compromise the array efficiency and chip speed, the paper establishes an array model including parasitics of the whole array, and optimizes the sector structure as 512 wordlines (WLs) and 4096 bitlines (BLs). Furthermore, by adding other models of long and thin metal lines, we have analyzed the speed of critical circuit nodes. As a result, the agreement of WL delay between simulation and measurement verifies the accuracy of the array model and lines models. The test results indicate that the chip achieves random access time of 100 ns and page read time of 25 ns under 3.3 V voltage supply.

[1]  Yunheub Song,et al.  The threshold voltage fluctuation of one memory cell for the scaling-down NOR flash , 2010, 2010 2nd IEEE InternationalConference on Network Infrastructure and Digital Content.

[2]  Bogdan Govoreanu,et al.  Scaling down the interpoly dielectric for next generation Flash memory: Challenges and opportunities , 2005 .

[3]  A. Brand,et al.  A 45nm NOR Flash Technology with Self-Aligned Contacts and 0.024μm2 Cell Size for Multi-level Applications , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[4]  Koji Hashimoto,et al.  A 120-mm/sup 2/ 64-Mb NAND flash memory achieving 180 ns/Byte effective program speed , 1997 .

[5]  Franziska Hoffmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[6]  K. Takeuchi,et al.  Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD) , 2009, IEEE Journal of Solid-State Circuits.

[7]  A. Ghetti,et al.  A 65nm NOR flash technology with 0.042/spl mu/m/sup 2/ cell size for high performance multilevel application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[8]  Jun Xu,et al.  Total ionizing radiation effects of 2-T SONOS for 130 nm/4 Mb NOR flash memory technology , 2013, Science China Information Sciences.

[9]  Nong Xiao,et al.  P3Stor: A parallel, durable flash-based SSD for enterprise-scale storage systems , 2011, Science China Information Sciences.

[10]  Veena Misra,et al.  Ultimate scalability of TaN metal floating gate with incorporation of high-K blocking dielectrics for Flash memory applications , 2010, 2010 International Electron Devices Meeting.

[11]  P.P. Ankolekar,et al.  Multibit Error-Correction Methods for Latency-Constrained Flash Memory Systems , 2008, IEEE Transactions on Device and Materials Reliability.

[12]  Yoichi Oshima,et al.  A 120mm^2 64Mb NAND Flash Memory Achieving 180ns/byte Effective Program Speed , 1996 .

[13]  Wookhyun Kwon,et al.  A Novel Body-Tied Fin Field Effect Transistor Flash Memory Structure with λ-Shaped Floating Gate for Sub 45 nm NOR Flash Memory , 2008 .