This paper investi gates the potential benefits of usin g termination circuits with negative effective resistance for multi drop bus channels, whose applications include high-speed, high capacity memory interfaces. Signals propa gating throu gh multi drop channels can experience reflections at the split junctions, si gnificantly deg radin g the sig nal integ rity and limitin g the maximum data rates. Rather than passively matchin g the impedances at those junctions with resistors that lowers the si gnal swin g arrivin g at each receiver, a negative-resistance circuit that actively restores both the desired impedance and the si gnal swing is proposed. Measurement results demonstrate its feasibility and suggest that the active circuits distributed alon g the channel can also compensate the channel losses.
[1]
Suhwan Kim,et al.
A 4.8Gb/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface
,
2011,
2011 IEEE International Solid-State Circuits Conference.
[2]
Aamer Jaleel,et al.
Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling
,
2007,
2007 IEEE 13th International Symposium on High Performance Computer Architecture.
[3]
A. Hajimiri,et al.
Design issues in CMOS differential LC oscillators
,
1999,
IEEE J. Solid State Circuits.
[4]
Deog-Kyoon Jeong,et al.
A Multidrop Bus Design Scheme With Resistor-Based Impedance Matching on Nonuniform Impedance Lines
,
2011,
IEEE Transactions on Circuits and Systems I: Regular Papers.