A 5000-gate bipolar masterslice LSI with 500ps loaded gate delay

A fully ECL compatible bipolar master slice LSI with a loaded gate delay of 500ps and power dissipation of less than 6W will be reported. A 1.5μm design rule bipolar process employing three levels of metalization has been utilized.

[1]  T. Saigo,et al.  A 20K gate CMOS gate array , 1982, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. Tsukamoto,et al.  A bipolar 2500-gate subnanosecond masterslice LSI , 1981, IEEE Journal of Solid-State Circuits.

[3]  S. Brenner,et al.  A 1500 gate, random logic, large-scale integrated (LSI) masterslice , 1979, IEEE Journal of Solid-State Circuits.

[4]  A. Anzai,et al.  High Performance Bipolar LSIs; Their Present Status and Future , 1982, 1982 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  Tsuneta Sudo.  Integrated DA System for Custom VLSI Design , 1982, 1982 Symposium on VLSI Technology. Digest of Technical Papers.

[6]  T. Ishitani,et al.  Elevated electrode integrated circuits , 1979, IEEE Transactions on Electron Devices.

[7]  A. H. Dansky.  Bipolar circuit design for a 5000-circuit VLSI gate array , 1981 .

[8]  N. Hanaoka,et al.  Perspective of scaled bipolar devices , 1981, 1981 International Electron Devices Meeting.