Maximum buffer requirement of ATM shared memory switch with enforced sources

Leaky bucket based traffic parameters are widely used for traffic declaration and monitoring (enforcing) in ATM networks. We investigate the characteristics of the system where every traffic source is policed by a leaky bucket enforcer before entering the network. In addition to the mean cell rate, the peak cell rate of the traffic is also taken into consideration. We find the worst output pattern from the leaky bucket and derive performance bounds of the maximum queue length and maximum waiting time for the shared memory ATM switch so that there is no cell loss. Both quantities are obtained as every source transmits cells according to the pattern of absolute synchronous transmission under a coincident token-generating condition. These results can be used as the reference for call admission control and resource allocation.

[1]  Hiroshi Kuwahara,et al.  A shared buffer memory switch for an ATM exchange , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[2]  Noboru Endo,et al.  Traffic characteristics evaluation of a shared buffer ATM switch , 1990, [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition.

[3]  Fouad A. Tobagi,et al.  Fast packet switch architectures for broadband integrated services digital networks , 1990, Proc. IEEE.