The gate misalignment effects of the sub-threshold characteristics of sub-100 nm DG-MOSFETs

In this paper, simulation results of the gate misalignment effects on the sub-threshold characteristics of asymmetric (ADG) and symmetric (SDG) double-gate MOSFET (DG-MOSFET) in the sub-100 nm regime are presented. Gates alignment in DG-MOSFETs becomes more and more difficult as devices are scaling down in non-self-aligned double-gate processes. The results show that gate misalignment effects are not as serious as generally expected and 60-80% misalignment is considered to be tolerable in some circuit applications.

[1]  M. V. Fischetti,et al.  Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go? , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[2]  Y. Tosaka,et al.  Scaling theory for double-gate SOI MOSFET's , 1993 .

[3]  D. Muller,et al.  50 nm vertical replacement-gate (VRG) nMOSFETs with ALD HfO2 and Al2O3 gate dielectrics , 2001 .

[4]  Jong-Ho Lee,et al.  Super self-aligned double-gate (SSDG) MOSFETs utilizing oxidation rate difference and selective epitaxy , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).