A Hybrid ADC for High Resolution: The Zoom ADC

This paper presents a dynamic zoom ADC for audio applications. It achieves 109-dB DR, 106-dB SNR, and 103-dB SNDR in a 20-kHz bandwidth, while dissipating 1.12 mW and occupying only 0.16 mm2 in 0.16-μm CMOS. This translates to state-of-the-art energy and area efficiency. In this paper, the system- and circuit-level design of the ADC will be presented.

[1]  Han Yan,et al.  11.4 A 1.5mW 68dB SNDR 80MS/s 2× interleaved SAR-assisted pipelined ADC in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE J. Solid State Circuits.

[3]  Thomas Christen.  A 15-bit 140-$\mu$ W Scalable-Bandwidth Inverter-Based $\Delta \Sigma $ Modulator for a MEMS Microphone With Digital Output , 2013, IEEE Journal of Solid-State Circuits.

[4]  Robert H. M. van Veldhoven,et al.  An Inverter-Based Hybrid ΔΣ Modulator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Andrea Baschirotto,et al.  A 106 dB A-Weighted DR Low-Power Continuous-Time $\Sigma \Delta $ Modulator for MEMS Microphones , 2016, IEEE Journal of Solid-State Circuits.

[6]  Boris Murmann,et al.  A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[7]  Nan Sun,et al.  A 18.5-fJ/step VCO-based 0–1 MASH ΔΣ ADC with digital background calibration , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[8]  Kofi A. A. Makinwa,et al.  A CMOS temperature sensor with a voltage-calibrated inaccuracy of ±0.15°C (3σ) from −55 to 125°C , 2012, 2012 IEEE International Solid-State Circuits Conference.

[9]  Sujith Billa,et al.  15.4 A 280µW 24kHz-BW 98.5dB-SNDR chopped single-bit CT ΔΣM achieving <10Hz 1/f noise corner without chopping artifacts , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[10]  Kofi A. A. Makinwa,et al.  A CMOS temperature sensor with a voltage-calibrated inaccuracy of ±0.15°C (3σ) from −55 to 125°C , 2012, 2012 IEEE International Solid-State Circuits Conference.

[11]  Lucien J. Breems,et al.  Technology portable, 0.04mm2, Ghz-rate ΔΣ modulators in 65nm and 45nm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[12]  Kofi A. A. Makinwa,et al.  15.7 A 1.65mW 0.16mm2 dynamic zoom-ADC with 107.5dB DR in 20kHz BW , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[13]  Kofi A. A. Makinwa,et al.  A Dynamic Zoom ADC With 109-dB DR for Audio Applications , 2017, IEEE Journal of Solid-State Circuits.

[14]  Matthias Steiner,et al.  15.8 A 22.3b 1kHz 12.7mW switched-capacitor ΔΣ modulator with stacked split-steering amplifiers , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[15]  William Yang,et al.  A Continuous-Time 0–3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[16]  Alessandro Venca,et al.  A 0.076 mm2 12 b 26.5 mW 600 MS/s 4-Way Interleaved Subranging SAR- $\Delta \Sigma $ ADC With On-Chip Buffer in 28 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[17]  Yu-Hsuan Tu,et al.  A 12 bit 100 MS/s SAR-Assisted Digital-Slope ADC , 2016, IEEE Journal of Solid-State Circuits.

[18]  D.A. Johns,et al.  A 12-bit 3.125-MHz bandwidth 0-3 MASH delta-sigma modulator , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[19]  Youngcheol Chae,et al.  A 300-$\mu\text{W}$ Audio $\Delta\Sigma$ Modulator With 100.5-dB DR Using Dynamic Bias Inverter , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Howard Tang,et al.  A 1 V 103 dB 3rd-Order Audio Continuous-Time $\Delta \Sigma $ ADC With Enhanced Noise Shaping in 65 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[21]  Kofi A. A. Makinwa,et al.  A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset , 2013, IEEE Journal of Solid-State Circuits.

[22]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[23]  Tien-Yu Lo,et al.  An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[24]  Tien-Yu Lo.  A 102dB dynamic range audio sigma-delta modulator in 40nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[25]  Marcel J. M. Pelgrom,et al.  Analog-to-Digital Conversion , 2016 .

[26]  David Blaauw,et al.  15.4b incremental sigma-delta capacitance-to-digital converter with zoom-in 9b asynchronous SAR , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.