A compact superconducting nanowire memory element operated by nanowire cryotrons

A superconducting loop stores persistent current without any ohmic loss, making it an ideal platform for energy efficient memories. Conventional superconducting memories use an architecture based on Josephson junctions (JJs) and have demonstrated access times less than 10 ps and power dissipation as low as $10^{-19}$ J. However, their scalability has been slow to develop due to the challenges in reducing the dimensions of JJs and minimizing the area of the superconducting loops. In addition to the memory itself, complex readout circuits require additional JJs and inductors for coupling signals, increasing the overall area. Here, we have demonstrated a superconducting memory based solely on lithographic nanowires. The small dimensions of the nanowire ensure that the device can be fabricated in a dense area in multiple layers, while the high kinetic inductance makes the loop essentially independent of geometric inductance, allowing it to be scaled down without sacrificing performance. The memory is operated by a group of nanowire cryotrons patterned alongside the storage loop, enabling us to reduce the entire memory cell to 3 {\mu}m $\times $ 7 {\mu}m in our proof-of-concept device. In this work we present the operation principles of a superconducting nanowire memory (nMem) and characterize its bit error rate, speed, and power dissipation.

[1]  S. Tahara,et al.  A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield , 1995, IEEE Transactions on Applied Superconductivity.

[2]  Bethany M. Niedzielski,et al.  Controllable 0–π Josephson junctions containing a ferromagnetic spin valve , 2016 .

[3]  Karl K. Berggren,et al.  Frequency Pulling and Mixing of Relaxation Oscillations in Superconducting Nanowires , 2017, Physical Review Applied.

[4]  Karl K. Berggren,et al.  Geometry-dependent critical currents in superconducting nanocircuits , 2011, 1109.4881.

[5]  Yoshihito Hashimoto,et al.  380 ps, 9.5 mW Josephson 4 Kbit RAM , 1994 .

[6]  S. K. Tolpygo Superconductor digital electronics: Scalability and energy efficiency issues (Review Article) , 2016, 1602.03546.

[7]  D. S. Holmes,et al.  Energy-Efficient Superconducting Computing—Power Budgets and Requirements , 2013, IEEE Transactions on Applied Superconductivity.

[8]  A. Bezryadin,et al.  Dynamics of superconducting nanowires shunted with an external resistor , 2012, 1202.4526.

[9]  K. Berggren,et al.  Using Geometry To Sense Current. , 2016, Nano letters.

[10]  Xiaofan Meng,et al.  64-kb Hybrid Josephson-CMOS 4 Kelvin RAM With 400 ps Access Time and 12 mW Read Power , 2013, IEEE Transactions on Applied Superconductivity.

[11]  Burm Baek,et al.  Hybrid superconducting-magnetic memory device using competing order parameters. , 2013, Nature communications.

[12]  Karl K. Berggren,et al.  A nanocryotron comparator can connect single-flux-quantum circuits to conventional electronics , 2016, 1610.09349.