A 7.8 fJ/conversion-step 9-bit 400-MS/s single-channel SAR ADC with fast control logic

Abstract This paper presents a 9-bit 400-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) with hybrid arranged capacitor array. High-speed operation is achieved by introducing a redundant weighting method into the hybrid arranged SAR CDAC and using a fast control logic which shorten the critical path. By using a custom-designed unit capacitor which minimizes top plate parasitic capacitance, the SAR ADC can realize a wide input range of 1.6 Vdiff,p-p at 1-V reference voltage. At 400 MS/s sampling rate, the ADC achieves an SNDR of 52.47 dB and consumes 1.19 mW, resulting in a figure of merit (FOM) of 7.8 fJ/conversion-step. The ADC is fabricated in a 28 nm CMOS technology and its core occupies an active area of 171 μm × 112 μm.

[1]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Sang-Hyun Cho,et al.  A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[3]  Qing Zhang,et al.  A 43.6-dB SNDR 1-GS/s single-channel SAR ADC using coarse and fine comparators with background comparator offset calibration , 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference.

[4]  Yusuf Leblebici,et al.  A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.

[5]  Junyan Ren,et al.  A 800 MS/s, 12-Bit, Ringamp-Based SAR assisted Pipeline ADC with Gain Error Cancellation , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Po-Chiun Huang,et al.  A 0.003 mm$^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching , 2015, IEEE Journal of Solid-State Circuits.

[7]  Patrick Chiang,et al.  A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[8]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[9]  Hsin-Shu Chen,et al.  11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[10]  Tao Liu,et al.  A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[12]  Franco Maloberti,et al.  A 10-b 200-kS/s 250-nA Self-Clocked Coarse–Fine SAR ADC , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[14]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[15]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.