An NMOS comparator for a bubble memory

A low-noise low-offset comparator was designed for a bubble memory system. The measured noise performance was 25 /spl mu/V rms or 13 nV//spl radic/Hz and the worst case offset voltage was determined to be 158 /spl mu/V. This results in a 1.30 mV comparator gray region.

[1]  R. J. Kansy,et al.  Response of a correlated double sampling circuit to 1/f noise , 1980 .

[2]  L. M. Terman,et al.  A 1 mV MOS Comparator , 1977, ESSCIRC '77: 3rd European Solid State Circuits Conference.

[3]  D.A. Hodges,et al.  High-performance NMOS operational amplifier , 1978, IEEE Journal of Solid-State Circuits.

[4]  A. Hamad'e,et al.  A single-chip 8-bit A/D converter , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Marvin H. White,et al.  Characterization of surface channel CCD image arrays at low light levels , 1974 .

[6]  M. J. Callahan,et al.  Integrated PCM Codec , 1979, IEEE Trans. Commun..

[7]  H. De Man,et al.  Nonuniform Pulse Code Modulation Encoder using Double Polysilicon Technology , 1977, ESSCIRC '77: 3rd European Solid State Circuits Conference.

[8]  John M. Huggins,et al.  An NMOS telephone codec for transmission and switching applications , 1979 .

[9]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  G. Erdi.  A fast, latching comparator for 12 bit A/D applications , 1980, IEEE Journal of Solid-State Circuits.