Realizations of the Extended Linearization Model

Alexandru Turjan, Bart Kienhuis, and Ed F. DeprettereLeiden Embedded Research Center, LeidenUniversity, Leiden, The NetherlandsAt the Leiden Embedded Research Center, we are working towards aframework called Compaan that automates the transformation of digitalsignal processing (DSP) applications to Kahn Process Networks (KPNs).These applications are written in Matlab as parameterized nested loop pro-grams. This transformation is interesting as KPNs are well suited for map-ping onto parallel architectures. Although the KPN semantic always as-sumes that FIFO buffers can be used between processes, we have foundcases in which the FIFO is not enough as data may arrive in the wrongorder. To solve this order problem, we previously presented the ExtendedLinearization Model (ELM) that describes a mechanism to reorder tokens.The introduction of the ELM does not violate the Kahn Process Networksemantics; we still use a FIFO between a Producer and Consumer. TheELM relays on some additional memory and a controller to perform thereordering. The ELM model can be implemented in different ways. In thischapter, we investigate four different realizations of the ELM. The realiza-tions differ in the computational complexity of performing the reordering,the kind of reordering memory used, and the size of the reordering mem-ory.1

[1]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[2]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[3]  Ed F. Deprettere,et al.  Compilation From Matlab to Process Networks Realized in FPGA , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[4]  Mordechai Ben-Ari,et al.  Principles of concurrent programming , 1982 .

[5]  Wayne H. Wolf,et al.  Computers as components - principles of embedded computing system design , 2005 .

[6]  Edward A. Lee,et al.  Ptolemy II, Heterogeneous Concurrent Modeling and Design in JAVA , 2001 .

[7]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[8]  Arthur H. Veen,et al.  Dataflow machine architecture , 1986, CSUR.

[9]  Erwin A. de Kock,et al.  YAPI: application modeling for signal processing systems , 2000, Proceedings 37th Design Automation Conference.

[10]  Alexandru Turjan,et al.  A Compile Time Based Approach for Solving Out-of-Order Communication in Kahn Process Networks , 2002, ASAP.

[11]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[12]  Vincent Loechner,et al.  Parametric Analysis of Polyhedral Iteration Spaces , 1998, J. VLSI Signal Process..

[13]  Ed F. Deprettere,et al.  Compaan: deriving process networks from Matlab for embedded signal processing architectures , 2000, CODES '00.

[14]  Steven S. Muchnick,et al.  Advanced Compiler Design and Implementation , 1997 .