Design strategy for enhanced output impedance current-steering DAC in sigma-delta converters

This paper analyses the design trade-off of a high-output impedance current mirror structure used as a current-steering DAC in a sigma-delta modulation DAC with dynamic element matching. The aim is to provide a design strategy with transistor sizing guidelines leading to the achievement of high static linearity and high accuracy given specific accuracy, load resistance, and voltage swing requirement. Challenging factors limiting the circuit static linearity are described and shown. A test chip implemented in 180nm CMOS process has been designed and fabricated, with simulated results showing static linearity of a 16-bit DAC has been achieved.

[1]  Douglas Mercer.  A study of error sources in current steering digital-to-analog converters , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[2]  T.S. Fiez,et al.  A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging , 2000, IEEE Journal of Solid-State Circuits.

[3]  Torsten Lehmann,et al.  Analysis and design considerations of systematic nonlinearity for sigma-delta current-steering DAC , 2013, IEEE 2013 Tencon - Spring.

[4]  Kenneth W. Martin,et al.  Analog integrated circuit design. 2nd ed. , 2012 .

[5]  Hae-Seung Lee,et al.  Output impedance requirements for DACs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  W. Guggenbuhl,et al.  A high-swing, high-impedance MOS cascode circuit , 1990 .

[7]  Degang Chen,et al.  Output impedance linearization technique for current-steering DACs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[8]  Gabriele Manganaro.  Advanced Data Converters: Index , 2011 .