Modeling and analysis of system stability in a distributed power delivery network with embedded digital linear regulators

On-chip power delivery networks (PDNs) for today's microprocessors and systems-on-chip (SoCs), which are characterized by dynamic supply voltage, many embedded integrated VRs (IVRs), lower decoupling-capacitor, high current ranges, multiple power modes and fast transient loads are designed to minimize AC load transients and supply noise. The close interaction of the VRs with the power grids create multiple feedback paths in the overall network, compromising the resultant phase margin and can even lead to system instabilities. The introduction of digital linear regulators operating in the low dropout (LDO) mode, with low power supply rejection, further exacerbates the problem. This paper provides a comprehensive methodology, based on Mason's Gain Formula applied to hybrid control, for modeling and analyzing distributed linear regulators and their interaction with the PDN.

[1]  Eby G. Friedman,et al.  Effective Resistance of a Two Layer Mesh , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[3]  Kazunori Watanabe,et al.  0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[4]  Meeta Sharma Gupta,et al.  Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Samuel J. Mason,et al.  Feedback Theory-Some Properties of Signal Flow Graphs , 1953, Proceedings of the IRE.

[6]  Christopher J. Damaren,et al.  Hybrid passivity and finite gain stability theorem: stability and control of systems possessing passivity violations , 2010 .

[7]  MengChu Zhou,et al.  Automating Mason's rule and its application to analysis of stochastic Petri nets , 1995, IEEE Trans. Control. Syst. Technol..

[8]  Peng Li,et al.  Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Seongwon Kim,et al.  Dual-Loop System of Distributed Microregulators With High DC Accuracy, Load Response Time Below 500 ps, and 85-mV Dropout Voltage , 2012, IEEE Journal of Solid-State Circuits.

[10]  James Tschanz,et al.  A 2.3nJ/frame Voice Activity Detector based audio front-end for context-aware System-on-Chip applications in 32nm CMOS , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[11]  James Tschanz,et al.  A fully-digital phase-locked low dropout regulator in 32nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[12]  Peng Li,et al.  Localized Stability Checking and Design of IC Power Delivery With Distributed Voltage Regulators , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.